

# SPU C/C++ Language Extensions

Version 2.1

CBEA JSRE Series
Cell Broadband Engine Architecture
Joint Software Reference
Environment Series



© Copyright International Business Machines Corporation, Sony Computer Entertainment Incorporated, Toshiba Corporation 2003, 2004, 2005

All Rights Reserved
Printed in the United States of America October 2005

"SONY" and " or registered trademarks of Sony Corporation.

Other company, product, and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change Sony and SCEI product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of Sony and SCEI or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will Sony and SCEI be liable for damages arising directly or indirectly from any use of the information contained in this document.

Sony Corporation 6-7-35 Kitashinagawa Shinagawa-ku, Tokyo, 141-0001 Japan

Sony Computer Entertainment Inc. 2-6-21 Minami-Aoyama, Minato-ku, Tokyo, 107-0062 Japan

The Sony home page can be found at <a href="http://www.sony.net">http://www.sony.net</a>
The SCEI home page can be found at <a href="http://www.scei.co.jp">http://www.scei.co.jp</a>

The Cell Broadband Engine home page can be found at http://cell.scei.co.jp

October 20, 2005



# **Table of Contents**

About This Document	
Audience	xiii
Version History	xiii
Related Documentation	XVİ
Document Structure	xiii
Bit Notation and Typographic Conventions Used in This Document	xvii
1. Data Types and Program Directives	
1.1. Data Types	1
1.2. Byte Ordering and Element Numbering	2
1.3. Operating on Vector Types	2
1.3.1. sizeof() Operator	2
1.3.2. Assignment Operator	2 2
1.3.3. Address Operator	2
1.3.4. Pointer Arithmetic and Pointer Dereferencing	2
1.3.5. Type Casting	3
1.3.6. Vector Literals	3
1.4. Header Files	5
1.5. Restrict Type Qualifier	5
1.6. Alignment	5
1.6.1align_hint	6
1.7. Programmer Directed Branch Prediction	6
1.8. Inline Assembly	6
1.9. SPU Target Definition	7
2. Low-Level Specific and Generic Intrinsics	
2.1. Specific Intrinsics	9
2.1.1. Specific Casting Intrinsics	13
2.2. Generic Intrinsics and Built-ins	14
2.2.1. Mapping Intrinsics with Scalar Operands	14
2.2.2. Notations and Conventions	15
2.3. Constant Formation Intrinsics	16
spu_splats: splat scalar to vector	16
2.4. Conversion Intrinsics	17
spu_convtf: vector convert to float	17
spu_convts: convert floating point vector to signed integer vector	17
spu_convtu: convert floating-point vector to unsigned integer vector spu_extend: sign extend vector	17 18
spu_extend: sign extend vector spu_roundtf: round vector double to vector float	18
2.5. Arithmetic Intrinsics	18
spu_add: vector add	18
spu_addx: vector add extended	19
spu_genb: vector generate borrow	19
spu_genbx: vector generate borrow extended	20
spu_genc: vector generate carry	20
spu_gencx: vector generate carry extended	20
spu_madd: vector multiply and add	20
spu_mhhadd: vector multiply high high and add	21
spu_msub: vector multiply and subtract	21
spu_mul: vector multiply spu_mulh: vector multiply high	21 22
spu_muln: vector multiply nign spu_mule: vector multiply even	22 22
spu_mulo: vector multiply even	22
spu mulsr: vector multiply and shift right	23
spu nmadd: negative vector multiply and add	23
spu_nmsub: negative vector multiply and subtract	23



spu_re: vector floating-point reciprocal estimate	23
spu_rsqrte: vector floating-point reciprocal square root estimate	24
spu_sub: vector subtract	24
spu_subx: vector subtract extended	25
2.6. Byte Operation Intrinsics	25
spu_absd: element-wise absolute difference	25
spu_avg: average of two vectors	25
spu_sumb: sum bytes into shorts	26
2.7. Compare, Branch and Halt Intrinsics	26
spu bisled: branch indirect and set link if external data	26
spu_cmpabseq: element-wise compare absolute equal	26
spu_cmpabsgt: element-wise compare absolute greater than	27
spu cmpeg: element-wise compare equal	27
spu cmpgt: element-wise compare greater than	28
spu_hcmpeq: halt if compare equal	29
spu_hcmpgt: halt if compare greater than	30
2.8. Bits and Mask Intrinsics	30
spu_cntb: vector count ones for bytes	30
spu cntlz: vector count leading zeros	30
spu_gather: gather bits from elements	31
spu maskb: form select byte mask	31
spu maskh: form select halfword mask	31
spu maskw: form select word mask	32
spu sel: select bits	32
spu_shuffle: shuffle bytes of a vector	33
2.9. Logical Intrinsics	34
spu and: vector bit-wise AND	34
spu_andc: vector bit-wise AND with complement	35
spu eqv: vector bit-wise equivalent	36
spu nand: vector bit-wise complement of AND	36
spu_nor: vector bit-wise complement of OR	37
spu_or: vector bit-wise OR	38
spu_orc: vector bit-wise OR with complement	39
spu orx: OR word across	39
spu_xor: vector bit-wise exclusive OR	40
2.10. Shift and Rotate Intrinsics	41
spu_rl: element-wise rotate left by Bits	41
spu rlmask: element-wise rotate left and mask by bits	41
spu rlmaska: element-wise rotate left and mask algebraic by bits	42
spu rlmaskgw: rotate left and mask quadword by bits	43
spu_rlmaskqwbyte: rotate left and mask quadword by bytes	44
spu_rlmaskqwbytebc: rotate left and mask quadword by bytes from bit shift count	45
spu_rlqw: rotate quadword left by bits	46
spu_rlqwbyte: quadword rotate left by bytes	47
spu rlqwbytebc: rotate left quadword by bytes from bit shift count	48
spu_sl: element-wise shift left by bits	49
spu_slgw: shift quadword left by bits	50
spu slgwbyte: shift left quadword by bytes	51
spu_slqwbytebc: shift left quadword by bytes from bit shift count	52
2.11. Control Intrinsics	52
spu idisable: disable interrupts	52
spu ienable: enable interrupts	53
spu mffpscr: move from floating-point status and control register	53
spu_mfspr: move from special purpose register	53
spu mtfpscr: move to floating-point status and control register	54
spu_mtspr: move to special purpose register	54
spu dsync: synchronize data	54
spu_stop: stop and signal	54
spu_sync: synchronize	55
2.12. Channel Control Intrinsics	55
spu readch: read word channel	56



spu readchqw: read quadword channel 56 spu readchcnt: read channel count 57 spu writech: write word channel 57 spu\_writechqw: write quadword channel 57 2.13. Scalar Intrinsics 57 spu extract: extract vector element from vector 58 spu insert: insert scalar into specified vector element 59 spu promote: promote scalar to a vector 60 3. Composite Intrinsics spu mfcdma32: initiate DMA to/from 32-bit effective address 63 spu mfcdma64: initiate DMA to/from 64-bit effective address 63 spu mfcstat: read MFC tag status 64 Programming Support for MFC Input and Output 3.1. Structures 65 mfc list element: DMA List element for MFC List DMA 65 3.2. Effective Address Utilities 65 mfc ea2h: extract higher 32 bits from effective address 65 mfc ea2l: extract lower 32 bits from effective address 65 mfc hl2ea: concatenate higher 32 bits and lower 32 bits 65 mfc ceil128: round up value to next multiple of 128 66 3.3. MFC DMA Commands 66 mfc put: move data from local storage to effective address 66 mfc putb: move data from local storage to effective address with barrier 66 mfc putf: move data from local storage to effective address with fence 67 mfc get: move data from effective address to local storage 67 mfc getf: move data from effective address to local storage with fence 67 mfc getb: move data from effective address to local storage with barrier 67 3.4. MFC List DMA Commands 68 mfc putl: move data from local storage to effective address using MFC list 68 mfc putlb: move data from local storage to effective address using MFC list with barrier 68 mfc putlf: move data from local storage to effective address using MFC list with fence 69 mfc getl: move data from effective address to local storage using MFC list 69 mfc getlb: move data from effective address to local storage using MFC list with barrier 69 mfc getlf: move data from effective address to local storage using MFC list with fence 69 3.5. MFC Atomic Update Commands 70 mfc getllar: get lock line and create reservation 70 mfc putllc: put lock line if reservation for effective address exists 70 mfc putlluc: put lock line unconditional 70 mfc putglluc: put queued lock line unconditional 71 3.6. MFC Synchronization Commands 71 mfc sndsig: send signal 71 mfc sndsigb: send signal with barrier 72 mfc sndsiaf: send signal with fence 72 mfc barrier: enqueue mfc barrier command into DMA queue or stall when queue is full 72 mfc eieio: enqueue mfc eieio command into DMA queue or stall when queue is full 72 mfc sync: enqueue mfc sync command into DMA queue or stall when queue is full 73 73 3.7. MFC DMA Status mfc stat cmd queue: check the number of available entries in the MFC DMA queue 73 mfc write tag mask: set tag mask to select MFC tag groups to be included in guery operation 73 mfc read tag mask: read tag mask indicating MFC tag groups to be included in query 73 mfc write tag update: request that tag status be updated 73 mfc write tag update immediate: request that tag status be immediately updated 74 mfc write tag update any: request that tag status be updated for any enabled completion with no outstanding operation 74 mfc\_write\_tag\_update\_all: request that tag status be updated when all enabled tag groups have no outstanding operation 74 mfc\_stat\_tag\_update: check availability of Tag Update Request Status channel 74 mfc\_read\_tag\_status: wait for an updated tag status 75 mfc\_read\_tag\_status\_immediate: wait for the updated status of any enabled tag group 75

**Table of Contents** 



mfc_read_tag_status_any: wait for no outstanding operation of any enabled tag group mfc_read_tag_status_all: wait for no outstanding operation of all enabled tag groups mfc_stat_tag_status: check availability of MFC_RdTagStat channel	75 75 75
	75 75
mfc_read_list_stall_status: read List DMA stall-and-notify status	
mfc_stat_list_stall_status: check availability of List DMA stall-and-notify status	76
mfc_write_list_stall_ack: acknowledge tag group containing stalled DMA list commands	76
mfc_read_atomic_status: read atomic command status	76
mfc_stat_atomic_status: check availability of atomic command status	76
3.8. MFC Multisource Synchronization Request	77
mfc_write_multi_src_sync_request: request multisource synchronization	77
mfc_stat_multi_src_sync_request: check the status of multisource synchronization	77
3.9. SPU Signal Notification	77
spu_read_signal1: atomically read and clear Signal Notification 1 channel	77
spu_stat_signal1: check if pending signals exist on Signal Notification 1 channel	77
spu_read_signal2: atomically read and clear Signal Notification 2 channel	78
spu_stat_signal2: check if any pending signals exist on Signal Notification 2 channel	78
3.10. SPU Mailboxes	78
spu_read_in_mbox: Read next data entry in SPU Inbound Mailbox	78
spu_stat_in_mbox: get the number of data entries in SPU Inbound Mailbox	78
spu_write_out_mbox: send data to SPU Outbound Mailbox	78
spu_stat_out_mbox: get available capacity of SPU Outbound Mailbox	78
spu write out intr mbox: send data to SPU Outbound Interrupt Mailbox	79
spu stat out intr mbox: get available capacity of SPU Outbound Interrupt Mailbox	79
3.11. SPU Decrementer	
	79
spu_read_decrementer: read current value of decrementer	79
spu_write_decrementer: load a value to decrementer	79
3.12. SPU Event	79
spu_read_event_status: read event status or stall until status is available	80
spu_stat_event_status: check availability of event status	80
spu write event mask: select events to be monitored by event status	80
	80
spu_write_event_ack: acknowledge events	
spu_read_event_mask: read Event Status Mask	81
3.13. SPU State Management	81
spu_read_machine_status: read current SPU machine status	81
spu write srr0: write to SPU SRR0	81
spu_read_srr0: read SPU SRR0	81
4. SPU and Vector Multimedia Extension Intrinsics	
4.1. Mapping of Vector Multimedia Extension Intrinsics to SPU Intrinsics	83
4.1.1. Data Types	83
4.1.2. One-to-One Mapped Intrinsics	84
4.1.3. Vector Multimedia Extension Intrinsics That Are Difficult to Map to SPU Intrinsics	85
4.2. Mapping of SPU Intrinsics to Vector Multimedia Extension Intrinsics	85
4.2.1. Data Types	85
4.2.2. One-to-One Mapped Intrinsics	85
4.2.3. SPU Intrinsics That Are Difficult to Map to Vector Multimedia Extension Intrinsics	86
·	
5. C and C++ Standard Libraries	
5.1. C Standard Library	89
5.1.1. Library Contents	89
5.1.2. Debug printf()	90
5.1.3. Malloc Heap	91
·	
5.2. C++ Standard Libraries	92
6. Floating-Point Arithmetic on the SPU	
	0.5
6.1. Properties of Floating-Point Data Type Representations	95
6.2. Floating-Point Environment	96
6.2.1. Rounding Modes	96
6.2.2. Floating-Point Exceptions	96
6.3. Floating-Point Operations	97
6.3.1. Floating-Point Conversions	97
6.3.2. Overall Behavior of C Operators and Standard Library Math Functions	98
0.5.2. Overall behavior of Operators and Standard Library Math Functions	90



6.3.3. Floating-Point Expression Special Cases
99
6.3.4. Specific Behavior of Standard Math Functions
100

Table of Contents

vii

Index



# **List of Tables**

Table 1-1: Vector Data Types	1
Table 1-2: Single Token Vector Data Types	1
Table 1-3: Vector Literal Format and Description	3
Table 1-4: Alternate Vector Literal Format and Description	4
Table 1-5: Default Data Type Alignments	5
Table 2-6: Assembly Instructions for Which No Specific Intrinsic Exists	9
Table 2-7: Specific Intrinsics Not Accessible through Generic Intrinsics	10
Table 2-8: Specific Casting Intrinsics	13
Table 2-9: Possible Uses of Immediate Load Instructions for Various Values of Constant b	15
Table 2-10: Replicate (Splat) a Scalar across a Vector	16
Table 2-11: Convert an Integer Vector to a Vector Float	17
Table 2-12: Convert a Vector Float to a Signed Integer Vector	17
Table 2-13: Convert a Vector Float to an Unsigned Integer Vector	17
Table 2-14: Sign Extend Vector Elements	18
Table 2-15: Round a Vector Double to a Float	18
Table 2-16: Vector Add	18
Table 2-17: Vector Add Extended	19
Table 2-18: Vector Generate Borrow	19
Table 2-19: Vector Generate Borrow Extended	20
Table 2-20: Vector Generate Carry	20
Table 2-21: Vector Generate Carry Extended	20
Table 2-22: Vector Multiply and Add	21
Table 2-23: Vector Multiply High High and Add	21
Table 2-24: Vector Multiply and Subtract	21
Table 2-25: Multiply Floating-Point Elements	22
Table 2-26: Vector Multiply High	22
Table 2-27: Multiply Four (16-bit) Even-Numbered Integer Elements	22
Table 2-28: Multiply Four (16-bit) Odd-Numbered Integer Elements	22
Table 2-29: Vector Multiply and Shift Right	23
Table 2-30: Negative Vector Multiply and Add	23
Table 2-31: Negative Vector Multiply and Subtract	23
Table 2-31: Negative vector Multiply and Subtract Table 2-32: Vector Floating-Point Reciprocal Estimate	24
Table 2-32: Vector Reciprocal Square Root Estimate	24
Table 2-33: Vector Reciprocal Square Root Estimate  Table 2-34: Vector Subtract	24
Table 2-35: Vector Subtract Extended	2 <del>4</del> 25
Table 2-36: Absolute Difference of Sixteen (8-bit) Unsigned Integer Elements	25 25
Table 2-37: Average Sixteen (8-bit) Integer Elements	_
Table 2-38: Sum Sixteen (8-bit) Unsigned Integer Elements	26
Table 2-39: Branch Indirect and Set Link If External Data	26
Table 2-40: Compare Absolute Equal Element by Element Table 2-41: Compare Absolute Creater Than Element by Element	26
Table 2-41: Compare Absolute Greater Than Element by Element	27
Table 2-42: Compare Equal Element by Element Table 2-43: Compare Constant Then Element by Element	27
Table 2-43: Compare Greater Than Element by Element	28
Table 2-44: Halt If Compare Equal	29
Table 2-45: Halt If Compare Greater Than	30
Table 2-46: Count Ones for Bytes	30
Table 2-47: Count Leading Zero for Words	30
Table 2-48: Gather Bits from a Vector of Bytes, Halfwords, or Words	31
Table 2-49: Form Selection Mask for a Vector of Bytes	31
Table 2-50: Form Selection Mask for Vector of Halfwords	31
Table 2-51: Form Selection Mask for Vector of Words	32
Table 2-52: Select Bits from Vector of Bytes	32
Table 2-53: Shuffle Two Vectors of Bytes	33
Table 2-54: Vector Bit-Wise AND	34
Table 2-55: Vector Bit-Wise AND with Complement	35
Table 2-56: Vector Bit-Wise Equivalent	36
Table 2-57: Vector Bit-Wise Complement of AND	36
Table 2-58: Vector Bit-Wise Complement of OR	37

Table 2-59: Vector Bit-Wise OR	38
Table 2-60: Vector Bit-Wise OR with Complement	39
Table 2-61: OR Word Elements Across	39
Table 2-62: Vector Bit-Wise Exclusive OR	40
Table 2-63: Element-Wise Rotate Left by Bits	41
Table 2-64: Element-Wise Rotate Left and Mask by Bits	42
Table 2-65: Element-Wise Rotate Left and Mask Algebraic by Bits	43
Table 2-66: Rotate Left and Mask Quadword by Bits	43
Table 2-67: Rotate Left and Mask Quadword by Bytes	45
Table 2-68: Rotate Left and Mask Quadword by Bytes from Bit Shift Count	46
Table 2-69: Rotate Quadword Left by Bits	46
Table 2-70:Quadword Rotate Left by Bytes	47
Table 2-71: Rotate Left Quadword by Bytes from Bit Shift Count	48
Table 2-72: Element-Wise Shift Left by Bits	49
Table 2-73: Shift Quadword Left by Bits	50
Table 2-74: Shift Left Quadword by Bytes	51
Table 2-75: Shift Left Quadword by Bytes from Bit Shift Count	52
Table 2-76: Disable Interrupts	52
Table 2-77: Enable Interrupts	53
Table 2-78: Move from Floating-Point Status and Control Register	53
Table 2-79: Move from Special Purpose Register	53
Table 2-80: Move to Floating-Point Status and Control Register	54
Table 2-81: Move to Special Purpose Register	54
Table 2-82: Synchronize Data	54
	54 54
Table 2-83: Stop and Signal Table 2-84: Synchronize	55 55
Table 2-85: SPU Channel Numbers <sup>1</sup>	55
Table 2-86: MFC Channel Numbers <sup>1</sup>	56 56
Table 2-87: Read Word Channel	56
Table 2-88: Read Quadword Channel	56
Table 2-89: Read Channel Count	50 57
Table 2-99: Write Word Channel	57 57
Table 2-91: Write Quadword Channel	57 57
Table 2-91: Write Quadword Charmer  Table 2-92: Extract Vector Element from the Specified Element	57 58
Table 2-93: Insert Scalar into Specified Vector Element	59
Table 2-94: Promote Scalar to Vector	60
Table 3-95: Initiate DMA to/from 32-Bit Effective Address	63
Table 3-96: Initiate DMA to/from 64-Bit Effective Address	63
Table 3-97: Read MFC Tag Status	64
Table 4-98: MFC DMA Command Mnemonics <sup>1</sup>	
Table 4-99: MFC List DMA Command Mnemonics <sup>1</sup>	66 68
Table 4-100: MFC Atomic Update Command Mnemonics <sup>1</sup>	70
	71
Table 4-101: MFC Synchronization Command Mnemonics Table 4-102: MFC Write Tag Update Conditions	71
Table 4-103: Read Atomic Command Status or Stall Until Status Is Available <sup>1</sup>	76
Table 4-104: MFC Event Bit-Fields <sup>1</sup>	79
Table 5-105: Vector Multimedia Extension Single Token Vector Data Types	83
Table 5-106: Mapping of Vector Multimedia Extension Data Types to SPU Data Types	83
Table 5-107: Vector Multimedia Extension Intrinsics That Map One to One with SPU Intrinsics	84
·	85
Table 5-108: Vector Multimedia Extension Intrinsics That Are Difficult to Map to SPU Intrinsics Table 5-109: Mapping of SPU Data Types to Vector Multimedia Extension Data Types	85
Table 5-110: SPU Intrinsics That Map One to One with Vector Multimedia Extension Intrinsics	85 86
Table 5-111: SPU Intrinsics That Are Difficult to Map to Vector Multimedia Extension Intrinsics Table 6-112: C Library Header Files	89
Table 6-113: Vector Formats	91
Table 6-114: C++ Library Header Files Table 6-115: New and Traditional C++ Library Header Files	92 93
Table 6-115: New and Traditional C++ Library Header Files Table 7-116: Values for Floating Point Type Proporties	
Table 7-116: Values for Floating-Point Type Properties	95
Table 7-117: Macros for Floating-Point Exceptions Table 7-118: Floating Point Constants	96
Table 7-118: Floating-Point Constants	97



# **List of Figures**

Figure 1-1: Big-Endian Byte/Element Ordering for Vector Types	2
Figure 2-2: Shuffle Pattern	33



# **About This Document**

This document describes extensions to the C/C++ languages that allow software developers to access hardware features that will enable them to obtain the best performance from their Synergistic Processor Unit (SPU) programs.

# **Audience**

This document is intended for system and application programmers who want to write SPU programs for a CBEA-compliant processor.

# **Version History**

This section describes significant changes made to each version of this document.

Varaian Number 9 Data	Changes
Version Number & Date	
v. 2.1 October 20, 2005	Added a sub-section called "Malloc Heap" to the C-library section of the "C and C++ Standard Libraries" chapter. This section is related to an attempt to define a standard process for memory heap initialization and stack management (TWG RFC 00024-3).
	In the "SPU and Vector Multimedia Extension Intrinsics" chapter, clarified which intrinsic mappings are required according to this specification and which are not because a straightforward mapping does not exist. Provided additional explanations regarding the intrinsics that are difficult to map (TWG RFC 00034-1: CORRECTION NOTICE).
	Corrected the description of the $si\_stqx$ instruction (TWG RFC 00035-0: CORRECTION NOTICE).
	Corrected various documentation errors; for example, corrected several descriptions in the "Alternate Vector Literal Format and Description" table. (TWG RFC 00036-0: CORRECTION NOTICE, TWG RFC 00041-0: CORRECTION NOTICE, TWG RFC 00045-0: CORRECTION NOTICE).
	Changed "Broadband Processor Architecture" to "Cell Broadband Engine Architecture", and changed "BPA" to "CBEA" (TWG RFC 00037-0: CORRECTION NOTICE).
	Deleted several references to BE revisions DD1.0 and DD2.0 (TWG RFC 00040-0: CORRECTION NOTICE).
	Added a new chapter describing MFC I/O intrinsics; these intrinsics facilitate MFC programming by defining a common set of utility functions (TWG RFC 00043-2).
v. 2.0 July 11, 2005	Deleted several sections in the "About This Document" chapter. Changed two entries in the Write Word Channel table from si_wrch(channel, si_to_int(a)) to si_wrch(channel, si_from_int(a)). Clarified that the syntax for vector type specifiers does not allow the use of a typedef name as a type specifier. (All changes per TWG RFC 00032-0: CORRECTION NOTICE.)
v. 1.9	Added new chapter describing C and C++ Libraries (TWG_RFC00018-5).
June 10, 2005	Added new chapter describing SPU floating-point arithmetic (TWG_RFC00027-1).
	Changed "Broadband Engine" or "BE" to "a processor compliant with the Broadband Processor Architecture" or "a processor compliant with BPA"; changed VMX to Vector Multimedia Extension; changed Synergistic Processing Element to Synergistic Processor Element; and changed Synergistic Processing Unit to Synergistic Processor Unit. Defined a PPU



Version Number & Date	Changes
	as a PowerPC Processor Unit on first major instance. Corrected several book references and changed copyright page so that trademark owners were specified. (All changes per TWG RFC 00031-0: CORRECTION NOTICE.)
	Made miscellaneous changes to the "About This Document" section.
v. 1.8 May 12, 2005	Added new channel number for multisource synchronization requests (TWG_RFC00023-1).
	Corrected example describing loading of misaligned vectors.
	Changed PU to PPU and SPC to SPE; changed "PU-to-SPU" (mailboxes) and "SPU-to-PU" to "inbound" and "outbound" respectively (TWG RFC 00028-1: CORRECTION NOTICE).
	Changed the name of spu_mulhh to spu_mule (TWG_RFC00021-0).
	Updated channel names to coincide with BPA channel names (TWG RFC 00029-1).
v. 1.7 July 16, 2004	Clarified that channel intrinsics must not be reordered with respect to other channel commands or volatile local-storage memory accesses (TWG RFC 00007-1).
	Warned that compliant compilers may ignorealign_hint intrinsics (TWG RFC 00008-1).
	Added an additional SPU instruction, orx (TWG RFC 00010-0).
	Added mnemonics for channels that support reading the event mask and tag mask (TWG RFC 00011-0).
	Specified that spu_ienable and spu_idisable intrinsics do not have return values (TWG RFC 00013-0).
	Moved paragraph beginning "This intrinsic is considered volatile" from spu_mfspr intrinsic to spu_mtfpscr (TWG RFC 00014-0).
	Changed the descriptions for si_lqd and si_stqd intrinsics (TWG RFC 00015-1).
	Provided new descriptions of various rotation-and-mask intrinsics, specifically: spu_rlmask, spu_rlmaska, spu_rlmaskqw, spu_rlmaskqwbyte, and spu_rlmaskqwbytebc. These descriptions include pseudo-code examples (TWG RFC 00016-1).
	Made miscellaneous editorial changes.
v. 1.6 March 12, 2004	Made miscellaneous editorial changes.
v. 1.5 February 25, 2004	Changed formatting of document so that it reflects the typographic conventions described on page xvii. Made miscellaneous editorial changes.
	Changed some of the parameter types for spu_mfcdma32 and spu_mfcdma64, as requested in TWG RFC 00002.
	Inserted new specifications for the vector literal format, as requested in TWG RFC 00003.
v. 1.4 January 20, 2004	Changed document to new format, including front matter. Made miscellaneous editorial changes.
v. 1.3 November 4, 2003	Added enable/disable interrupt intrinsics.
v. 1.2 September 2, 2003	Changed parameter types of spu_sel intrinsic to be compatible with Vector Multimedia Extension's vec_sel.
	Added si_stopd specific intrinsic.
	Corrected tables for spu_genb and spu_genc generic intrinsics.



Version Number & Date	Changes
v. 1.1	Made changes to support RFC 24. Added isolation control channel 64.
June 15, 2003	Made changes to support RFC 33. Removed spu_addc, spu_addsc, spu_subb, and spu_subsb. Added spu_addx, spu_subx, spu_genc, spu_gencx, spu_genb, and spu_genbx.
v. 1.0 April 28, 2003	Made minor corrections.
v. 0.9 March 7, 2003	Added new intrinsics to support new or modified instructions. These include: fscrrd, fscrwr, stop, dfma, mpyhhau, mpyhhu, rotqmbybi, iret, lqr, and stqr. Also added intrinsics to support new feature bits for iret, bisled, bihnz, and sync.
v. 0.8 January 23, 2003	Improved documentation of specific intrinsics. Completely defined parameter ordering and immediate sizes.
	Defined new global (spu_intrinsics.h) and compiler specific (spu_internals.h) header files. Specified that single token vector types and channel enumerants are declared in spu_intrinsics.h.
	Added specific pointer casting intrinsics.
	Added standardizedSPU conditional compilation control.
	Changed specific convert intrinsics to unbiased scale parameters, such as generic intrinsics.
	Specified that the bisled target function does not observe the standard calling convention with respect to volatile registers.
v. 0.7	Specified that gcc-style inline assembly is required.
November 18, 2002	Specified thatbuiltin_expect is required.
	Added bisled specific and generic intrinsics.
	Addedalign_hint intrinsic.
	Specified that the restrict type qualifier is required.
	Specified that out-of-range scale factors on generic conversion intrinsics return an error.
v. 0.6	Changed document title to include C++.
September 24, 2002	Made miscellaneous clarifications and typing corrections.
	Changed spu_eqv to return the same vector type as its inputs.
	Changed spu_and, spu_or, and spu_xor to accept immediate values of the same type as the elements of parameter a.
	Added specific casting intrinsics.
	Changed default action on out-of-range immediate values for specific intrinsics to issuing an error.
	Added documentation of thebuiltin_expect builtin.
	Completed SPU-to-Vector Multimedia Extension intrinsic mapping section.
v. 0.5 August 27, 2002	Edited discussion of Vector Multimedia Extension-to-SPU intrinsic mapping.
	Removed appendices.
	Added support for 32-bit read and write channel intrinsics. Renamed quadword channel read and write to readchqw and writechqw.
v. 0.4	Corrected the instruction mapping for spu_promote and spu_extract.
August 5, 2002	Specified that instruction mapping for generic intrinsics spu_re and spu_rsqrte include the FI (floating-point interpolate) instruction.
	Renamed spu_splat to spu_splats (scalar splat) to avoid confusion with vec_splat.



Version Number & Date	Changes	
	Added documentation about the size of the immediate intrinsic forms.	
	Changed all vector signed long to vector signed long long.	
	Changed count to unsigned for spu_sl, spu_slqw, spu_slqwbyte, and spu_slqwbytebc.	
	Changed count to signed for spu_rl, spu_rlmask and spu_rlmaska.	
	Specified that the return value of spu_cntlz is an unsigned value.	
	Corrected description of spu_gather intrinsic.	
	Edited mapping documentation of scalars for <code>spu_and</code> , <code>spu_or</code> , and <code>spu_xor</code> .	
	Removed vector input forms of spu_hcmpeq and spu_hcmpgt.	
v. 0.3 July 16, 2002	Added fsmbi to literal constructor instructions. Added fsmbi (immediate form) to spu_maskb intrinsic.	
	Added vector forms to compare and halt (spu_hcmpeq and spu_hcmpgt) intrinsics.	
	Added qword data type as the only vector type accepted by specific intrinsics.	
	Added typedefs for the vector types as the basic types used for code portability.	
	Merged all spu_splat generic intrinsics into a single intrinsic.	
	Dropped spu_load, spu_store, and spu_insertctl generic intrinsics.	
v. 0.2	Incorporated changes and suggestions from Peng.	
July 9, 2002	Changed vector long types to vector long long.	
v. 0.1 June 21, 2002	First version of the language extension specification. Initial specification based on the Tobey compiler intrinsics specification.	

# **Related Documentation**

The following table provides a list of references and supporting materials for this document:

Document Title	Version	Date
ISO/IEC Standard 9899:1999 (C Standard)		
ISO/IEC Standard14882:1998 (C++ Standard)		
Synergistic Processor Unit Instruction Set Architecture	1.0	August 2005
Cell Broadband Engine Architecture	1.0	July 2005
Tool Interface Standard (TIS), Executable and Linking Format (ELF) Specification	1.2	May 1995
Tool Interface Standard (TIS), DWARF Debugging Information Format Specification	2.0	May 1995

# **Document Structure**

This document contains the following major sections:

- 1. Data Types and Program Directives
- 2. Low-Level Specific and Generic Intrinsics




- 3. Composite Intrinsics
- 4. SPU and Vector Multimedia Extension Intrinsics
- 5. C and C++ Standard Libraries
- 6. Floating-Point Arithmetic on the SPU

# Bit Notation and Typographic Conventions Used in This Document

#### **Bit Notation**

Standard bit notation is used throughout this document. Bits and bytes are numbered in ascending order from left to right. Thus, for a 4-byte word, bit 0 is the most significant bit and bit 31 is the least significant bit, as shown in the following figure:



MSB = Most significant bit

LSB = Least significant bit

Notation for bit encoding is as follows:

- Hexadecimal values are preceded by 0x. For example: 0x0A00.
- Binary values in sentences appear in single quotation marks. For example: '1010'.

### **Other Typographic Conventions**

In addition to bit notation, the following typographic conventions are used throughout this document:

Convention	Meaning
courier	Indicates programming code, processing instructions, register names, data types, events, file names, and other literals. Also indicates function and macro names. This convention is only used where it facilitates comprehension, especially in narrative descriptions.
courier + italics	Indicates arguments, parameters and variables, including variables of type const. This convention is only used where it facilitates comprehension, especially in narrative descriptions.
italics (without courier)	Indicates emphasis. Except when hyperlinked, book references are in italics. When a term is first defined, it is often in italics.
blue	Indicates a hyperlink (color printers or online only).



# 1. Data Types and Program Directives

This chapter describes the basic data types, operations on these data types, and directives and program controls required by this specification.

# 1.1. Data Types

The SPU programming model introduces a set of fundamental vector data types to the C language. The vector data types are all 128-bit long and contain from 2 to 16 elements, depending on the data type. Table 1-1 shows the supported vector types.

Table 1-1: Vector Data Types

Vector Data Type	Content
vector unsigned char	16 8-bit unsigned chars
vector signed char	16 8-bit signed chars
vector unsigned short	8 16-bit unsigned halfwords
vector signed short	8 16-bit signed halfwords
vector unsigned int	4 32-bit unsigned words
vector signed int	4 32-bit signed words
vector unsigned long long	2 64-bit unsigned doublewords
vector signed long long	2 64-bit signed doublewords
vector float	4 32-bit single-precision floats
vector double	2 64-bit double-precision floats
qword	quadword (16-byte)

The qword type is a special quadword (16-byte) data type that is exclusively used as an input/output to a specific intrinsic function. See section "2.1. Specific Intrinsics".

To improve code portability, <code>spu\_intrinsics.h</code> provides single token typedefs for the vector keyword data types. These typedefs are shown in Table 1-2. These single token types serve as class names for extending generic intrinsics or for mapping between Vector Multimedia Extension intrinsics and/or SPU intrinsics.

Table 1-2: Single Token Vector Data Types

Vector Keyword Data Type	Single Token Typedef
vector unsigned char	vec_uchar16
vector signed char	vec_char16
vector unsigned short	vec_ushort8
vector signed short	vec_short8
vector unsigned int	vec_uint4
vector signed int	vec_int4
vector unsigned long long	vec_ullong2
vector signed long long	vec_llong2
vector float	vec_float4
vector double	vec_double2



The syntax for vector type specifiers does not allow the use of a typedef name as a type specifier. For example, the following declaration is not allowed:

```
typedef signed short int16;
vector int16 data;
```

# 1.2. Byte Ordering and Element Numbering

As shown in Figure 1-1, byte ordering and element/slot numbering is always displayed in big endian order.

Figure 1-1: Big-Endian Byte/Element Ordering for Vector Types

Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9	Byte 10	Byte 11	Byte 12	Byte 13	Byte 14	Byte 15
(msb)															(lsb)
double	word (	0						double	eword	1					
word 0	ord 0 word 1 w			word 2 word 3											
halfwo	rd 0	halfwo	ord 1	halfwo	ord 2	halfwo	ord 3	halfwo	ord 4	halfwo	ord 5	halfwo	ord 6	halfwo	ord 7
char 0	char 1	char 2	char 3	char 4	char 5	char 6	char 7	char 8	char 9	char 10	char 11	char 12	char 13	char 14	char 15

# 1.3. Operating on Vector Types

Most of the C/C++ operators and basic operations have not been extended to operate on vector data types; however, a few have. The operators and operations that have been extended are: the sizeof() operator, the assignment operator (=), the address operator ( $\leq$ ), pointer operations, and type casting operations.

#### 1.3.1. sizeof() Operator

The operation sizeof() on a vector type always returns 16.

#### 1.3.2. Assignment Operator

If either the left or right side of an expression has a vector type, both sides of the expression must be of the same vector type. Thus, the expression  $\mathbf{a} = b$  is valid and represents assignment if  $\mathbf{a}$  and  $\mathbf{b}$  are of the same type or if neither variable is a vector type. Otherwise, the expression is invalid, and the compiler reports the inconsistency as an error.

#### 1.3.3. Address Operator

The operation &a is valid when a is a vector type. The result of the operation is a pointer to the vector a.

#### 1.3.4. Pointer Arithmetic and Pointer Dereferencing

The usual pointer arithmetic on a pointer to a vector type can be performed. For example, assuming p is a pointer to a vector type, p+1 is the pointer to the next vector following p.

Dereferencing the vector pointer p implies a 128-bit vector load from or store to the address obtained by masking the 4 least significant bits of p. When a vector is misaligned, the 4 least significant bits of its address are nonzero. Although vectors are 16-byte aligned (see section "1.6. Alignment"), it nevertheless might be desirable to load or store a vector that is misaligned. A misaligned vector can be loaded in several ways using generic intrinsics (see section "2.2. Generic Intrinsics and Built-ins"). The following code shows one example of how to load a misaligned floating point vector:

```
vector float load_misaligned_vector_float (vector float *ptr)
{
    vector float qw0, qw1;
```



Similarly, this next example shows how to store to a misaligned floating-point vector.

#### 1.3.5. Type Casting

Pointers to vector types and non-vector types may be cast back and forth to each other. If a pointer is cast to the address of vector type, it is the programmer's responsibility to ensure that the address is 16-byte aligned.

Casts from one vector type to another vector type are provided by normal C-language casts. None of these casts performs any data conversion. Thus, the bit pattern of the result is the same as the bit pattern of the argument that is cast.

Casts between vector types and scalar types are illegal. Instead, the <code>spu\_extract</code>, <code>spu\_insert</code>, and <code>spu\_promote</code> generic intrinsics or the specific casting intrinsics may be used to efficiently achieve the same results (see section "2.1.1. Specific Casting Intrinsics").

#### 1.3.6. Vector Literals

As shown in Table 1-3, a vector literal is written as a parenthesized vector type followed by a curly braced set of constant expressions. If a vector literal is used as an argument to a macro, the literal must be enclosed in parentheses. In other cases, curly braces may be used. The elements of the vector are initialized to the corresponding expression. Elements for which no expressions are specified default to 0. Vector literals may be used either in initialization statements or as constants in executable statements.

Table 1-3: Vector Literal Format and Description

Notation	Represents
(vector unsigned char) {unsigned int,}	A set of 16 unsigned 8-bit quantities.
(vector signed char) {signed int,}	A set of 16 signed 8-bit quantities.
(vector unsigned short) {unsigned short,}	A set of 8 unsigned 16-bit quantities.



# 4 Data Types and Program Directives

Notation	Represents
(vector signed short) {signed short,}	A set of 8 signed 16-bit quantities.
(vector unsigned int) {unsigned int,}	A set of 4 unsigned 32-bit quantities.
(vector signed int) {signed int,}	A set of 4 signed 32-bit quantities.
(vector unsigned long long) {unsigned long long,}	A set of 2 unsigned 64-bit quantities.
(vector signed long long) {signed long long,}	A set of 2 signed 64-bit quantities.
(vector float) {float,}	A set of 4 32-bit floating-point quantities.
(vector double) {double,}	A set of 2 64-bit floating-point quantities.

For vector/SIMD multimedia extension compatibility, an alternate format must also be supported, consisting of a parenthesized vector type followed by a parenthesized set of constant expressions. See Table 1-4.

Table 1-4: Alternate Vector Literal Format and Description

Notation	Represents
(vector unsigned char)(unsigned int)	A set of 16 unsigned 8-bit quantities that all have the value specified by the integer.
(vector unsigned char)(unsigned int,, unsigned int)	A set of 16 unsigned 8-bit quantities specified by the 16 integers.
(vector signed char)(signed int)	A set of 16 signed 8-bit quantities that all have the value specified by the integer.
(vector signed char)(signed int,, signed int)	A set of 16 signed 8-bit quantities specified by the 16 integers.
(vector unsigned short)(unsigned int)	A set of 8 unsigned 16-bit quantities that all have the value specified by the integer.
(vector unsigned short)(unsigned int,, unsigned int)	A set of 8 unsigned 16-bit quantities specified by the 8 integers.
(vector signed short)(signed int)	A set of 8 signed 16-bit quantities that all have the value specified by the integer.
(vector signed short)(signed int,, signed int)	A set of 8 signed 16-bit quantities specified by the 8 integers.
(vector unsigned int)(unsigned int)	A set of 4 unsigned 32-bit quantities that all have the value specified by the integer.
(vector unsigned int)(unsigned int,, unsigned int)	A set of 4 unsigned 32-bit quantities specified by the 4 integers.
(vector signed int)(signed int)	A set of 4 signed 32-bit quantities that all have the value specified by the integer.
(vector signed int)(signed int,, signed int)	A set of 4 signed 32-bit quantities specified by the 4 integers.
(vector unsigned long long)(unsigned long long)	A set of 2 unsigned 64-bit quantities that all have the value specified by the long integer.
(vector unsigned long long)(unsigned long long, unsigned long long)	A set of 2 unsigned 64-bit quantities specified by the 2 long integers.
(vector signed long)(signed long long)	A set of 2 signed 64-bit quantities that all have the value specified by the long integer.
(vector signed long)(signed long long, signed long long)	A set of 2 signed 64-bit quantities specified by the 2 long integers.
(vector float)(float)	A set of 4 32-bit floating-point quantities that all have the value specified by the float.
(vector float)(float, float, float, float)	A set of 4 32-bit floating-point quantities



Notation	Represents
	specified by the 4 floats.
(vector double)(double)	A set of 2 64-bit double-precision quantities that all have the value specified by the double.
(vector double)(double, double)	A set of 2 64-bit quantities specified by the 2 doubles.

#### 1.4. Header Files

The system header file, <code>spu\_intrinsics.h</code>, defines common enumerations and typedefs. These include the single token vector types and MFC channel mnemonic enumerations (see Table 1-2 on page 1 and Table 2-86 on page 56, respectively). In addition, <code>spu\_intrinsics.h</code> must include a compiler specific header file, <code>spu\_internals.h</code>, that contains any implementation-specific definitions required to support the language extension features defined in this specification.

# 1.5. Restrict Type Qualifier

The restrict type qualifier, which is specified in the C99 language specification, is intended to help the compiler generate better code by ensuring that all access to a given object is obtained through a particular pointer. When a pointer uses the restrict type qualifier, the pointer is restrict-qualified. For example:

```
void *memcpy(void * restrict s1, const void * restrict s2, size t n);
```

In the above prototype, both pointers, s1 and s2, are restrict-qualified. Therefore, the compiler can safely assume that the source and destination objects will not overlap, allowing for a more efficient implementation.

# 1.6. Alignment

Table 1-5 shows the size and default alignment of the various data types.

Table 1-5: Default Data Type Alignments

Data Type	Size	Alignment
char	1	byte
short	2	halfword
int	4	word
long	4	word/doubleword
long long	8	doubleword
float	4	word
double	8	doubleword
pointer	4	word
vector	16	quadword

Additional alignment controls can be achieved on a variable or on a structure/union member using the GCC aligned attribute. For example, in the following declaration statement, the floating-point scalar factor can be aligned on a quadword boundary:

```
float factor __attribute__ ((aligned (16)));
```



#### 1.6.1. \_\_align\_hint

The align hint intrinsic is provided to:

- · Improve data access through pointers
- Provide compilers the additional information that is needed to support auto-vectorization

Although \_\_align\_hint is defined as an intrinsic, it behaves like a directive, because no code is ever specifically generated. For example:

```
__align_hint(ptr, base, offset)
```

The \_\_align\_hint intrinsic informs the compiler that the pointer ptr points to data with a base alignment of base and with an offset from base of offset. The base alignment must be a power of 2. A base address of zero implies that the pointer has no known alignment. The alignment offset must be less than base or zero.

The \_\_align\_hint intrinsic is not intended to specify pointers that are not naturally aligned. Specifying pointers that are not naturally aligned results in data objects straddling quadword boundaries. If a programmer specifies alignment incorrectly, incorrect programs might result.

**Programming Note:** Although compliant compiler implementations must provide the \_\_align\_hint intrinsic, compilers may ignore these hints.

# 1.7. Programmer Directed Branch Prediction

Branch prediction can be significantly improved by using feedback-directed optimization. However, feedback-directed optimization is not always practical in situations where typical data sets do not exist. Instead, programmer-directed branch prediction is provided using an enhanced version of GCC's builtin expect function.

```
int builtin expect(int exp, int value)
```

Programmers can use  $_{\text{builtin}\_\text{expect}}$  to provide the compiler with branch prediction information. The return value of  $_{\text{builtin}\_\text{expect}}$  is the value of the  $_{\text{exp}}$  argument, which must be an integral expression. For dynamic prediction, the  $_{\text{value}}$  argument can be either a compile-time constant or a variable. The  $_{\text{builtin}\_\text{expect}}$  function assumes that  $_{\text{exp}}$  equals  $_{\text{value}}$ .

Compilers may require limiting the complexity of the expression argument because multiple branches could be generated. When this situation occurs, the compiler must issue a warning if the program's branch expectations are ignored.

# 1.8. Inline Assembly

Occasionally, a programmer might not be able to achieve the desired low-level programming result by using only C/C++ language constructs and intrinsic functions. To handle these situations, the use of inline assembly might be



necessary, and therefore, it must be provided. The inline assembly syntax must match the AT&T assembly syntax implemented by GCC.

The .balignl directive may be used within the inline assembly to ensure the known alignment that is needed to achieve effective dual-issue by the hardware.

# 1.9. SPU Target Definition

To support the development of code that can be conditionally compiled for multiple targets, such as the SPU and the PowerPC® Processor Unit (PPU), compilers must define \_\_SPU\_\_ when code is being compiled for the SPU. As an example, the following code supports misaligned quadword loads on both the SPU and PPU. The \_\_SPU\_\_ define is used to conditionally select which code to use. The code that is selected will be different depending on the processor target.



# 2. Low-Level Specific and Generic Intrinsics

This chapter describes the minimal set of basic intrinsics and built-ins that make the underlying Instruction Set Architecture (ISA) and Synergistic Processor Element (SPE) hardware accessible from the C programming language. There are three types of intrinsics:

- Specific
- Generic
- Built-ins

Intrinsics may be implemented either internally within the compiler or as macros. However, if an intrinsic is implemented as a macro, restrictions apply with respect to vector literals being passed as arguments. For more details, see section "1.3.6. Vector Literals".

# 2.1. Specific Intrinsics

Specific intrinsics are *specific* in the sense that they have a one-to-one mapping with a single SPU assembly instruction. All specific intrinsics are named using the SPU assembly instruction prefixed by the string si. For example, the specific intrinsic that implements the stop assembly instruction is named si stop.

A specific intrinsic exists for nearly every assembly instruction. However, the functionality provided by several of the assembly instructions is better provided by the C/C++ language; therefore, for these instructions no specific intrinsic has been provided. Table 2-6 describes the assembly instructions that have no corresponding specific intrinsic.

Table 2-6: Assembly Instructions for Which No Specific Intrinsic Exists

Instruction Type	SPU Instructions
Branch instructions	br, bra, brsl, brasl, bi, bid, bie, bisl, bisld, bisle, brnz, brz, brhnz, brhz, biz, bizd, bize, binz, binzd, binze, bihz, bihzd, bihze, bihnz, bihnzd, and bihnze (excluding bisled, bisledd, bislede)
Branch Hint instructions	hbr, hbrp, hbra, and hbrr
Interrupt Return Instruction	iret, iretd, irete

All specific intrinsics are accessible through generic intrinsics, except for the specific intrinsics shown in Table 2-7. The intrinsics that are not accessible fall into three categories:

- Instructions that are generated using basic variable referencing (that is, using vector and scalar loads and stores)
- Instructions that are used for immediate vector construction
- Instructions that have limited usefulness and are not expected to be used except in rare conditions



Table 2-7: Specific Intrinsics Not Accessible through Generic Intrinsics

Instruction/Description	Usage	Assembly Mapping
Generate Controls for Sub-Quadword Insertion		
si_cbd: Generate Controls for Byte Insertion (d-form)		
An effective address is computed by adding the value in the signed 7-bit immediate <i>imm</i> to word element 0 of a. The rightmost 4 bits of the effective address are used to determine the position of the addressed byte within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a byte (byte element 3) at the indicated position within a quadword. The pattern is returned in quadword d.	d = si_cbd(a, imm)	CBD d, imm(a)
si_cbx: Generate Controls for Byte Insertion (x-form)  An effective address is computed by adding the value of word element 0 of a to word element 0 of b. The rightmost 4 bits of the effective address are used to determine the position of the addressed byte within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a byte (byte element 3) at the indicated position within a quadword. The pattern is returned in quadword d.	d = si_cbx(a, b)	CBX d, a, b
si_cdd: Generate Controls for Doubleword Insertion (d-form)  An effective address is computed by adding the value in the signed 7-bit immediate imm to word element 0 of a. The rightmost 4 bits of the effective address are used to determine the position of the addressed doubleword within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a doubleword (doubleword element 0) at the indicated position within a quadword. The pattern is returned in quadword d.	d = si_cdd(a, imm)	CDD d, imm(a)
si_cdx: Generate Controls for Doubleword Insertion (x-form)  An effective address is computed by adding the value of word element 0 of a to word element 0 of b. The rightmost 4 bits of the effective address are used to determine the position of the addressed doubleword within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a doubleword (doubleword element 3) at the indicated position within a quadword. The pattern is returned in quadword d.	d = si_cdx(a, b)	CDX d, a, b



Instruction/Description	Usage	Assembly Mapping
si_chd: Generate Controls for Halfword Insertion (d-form)  An effective address is computed by adding the value in the signed 7-bit immediate imm to word element 0 of a. The rightmost 4 bits of the effective address are used to determine the position of the addressed halfword within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a halfword (halfword element 1) at the indicated position within a quadword. The pattern is returned in quadword d.	d = si_chd(a, imm)	CHD d, imm(a)
si_chx: Generate Controls for Halfword Insertion (x-form)  An effective address is computed by adding the value of word element 0 of a to word element 0 of b. The rightmost 4 bits of the effective address are used to determine the position of the addressed halfword within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a halfword (halfword element 1) at the indicated position within a quadword. The pattern is returned in quadword d.	d = si_chx(a, b)	CHX d, a, b
si_cwd: Generate Controls for Word Insertion (d-form) An effective address is computed by adding the value in the signed 7-bit immediate imm to word element 0 of a. The rightmost 4 bits of the effective address are used to determine the position of the addressed word within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a word (word element 0) at the indicated position within a quadword. The pattern is returned in quadword d.	d = si_cwd(a, imm)	CWD d, imm(a)
si_cwx: Generate Controls for Word Insertion (x-form) An effective address is computed by adding the value of word element 0 of a to word element 0 of b. The rightmost 4 bits of the effective address are used to determine the position of the addressed word within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a word (element 0) at the indicated position within a quadword. The pattern is returned in quadword d.	d = si_cwx(a, b)	CWX d, a, b
Constant Formation Intrinsics		
si_il: Immediate Load Word		
The 16-bit signed immediate value $imm$ is sign extended to 32-bits and placed into each of the 4 word elements of quadword $d$ .	d = si_il(imm)	IL d, imm
si_ila: Immediate Load Address The 18-bit immediate value imm is placed in the rightmost bits of each of the 4 word elements of quadword d. The upper 14 bits of each word is set to 0.	d = Si_ila(imm)	ILA d, imm



Instruction/Description	Usage	Assembly Mapping
si_ilh: Immediate Load Halfword		
The 16-bit signed immediate value <i>imm</i> is placed in each of the 8 halfword elements of quadword <i>d</i> .	d = si_ilh(imm)	ILH d, imm
si_ilhu: Immediate Load Halfword Upper		
The 16-bit signed immediate value <i>imm</i> is placed into the left-most 16 bits each of the 4 word elements of quadword <i>d</i> . The rightmost 16 bits are set to 0.	d = si_ilhu(imm)	ILHU d, imm
si_iohl: Immediate Or Halfword Lower		
The 16-bit immediate value <i>imm</i> is prepended with zeros and ORed with each of the 4 word elements of quadword <i>a</i> . The result is returned in quadword <i>d</i> .	d = si_iohl(a, imm)	rt < a IOHL rt, imm d < rt
No Operation Intrinsics		
si_Inop: No Operation (load)	oi Inon()	LNOD
A no-operation is performed on the load pipeline.	si_Inop()	LNOP
si_nop: No Operation (execute)	ai man()	NOP rt <sup>1</sup>
A no-operation is performed on the execute pipeline.	si_nop()	ΝΟΡπ
Memory Load and Store Intrinsics		
si_lqa: Load Quadword (a-form)		
An effective address is determined by the sign-extended 18-bit value <i>imm</i> , with the 4 least significant bits forced to zero. The quadword at this effective address is returned in quadword <i>d</i> .	d = si_lqa(imm)	LQA d, imm
si_lqd: Load Quadword (d-form)		
An effective address is computed by zeroing the 4 least significant bits of the sign-extended 14-bit immediate value <code>imm</code> , adding <code>imm</code> to word element 0 of quadword <code>a</code> , and forcing the 4 least significant bits of the result to zero. The quadword at this effective address is then returned in quadword <code>d</code> .	d = si_lqd(a, imm)	LQD d, imm(a)
si_lqr: Load Quadword Instruction Relative (a-form)		
An effective address is computed by forcing the 2 least significant bits of the signed 18-bit immediate value $imm$ to zero, adding this value to the address of the instruction, and forcing the 4 least significant bits of the result to zero. The quadword at this effective address is then returned in quadword $d$ .	d = si_lqr(imm)	LQR, d, imm
si_lqx: Load Quadword (x-form)		
An effective address is computed by adding word element 0 of quadword $a$ to word element 0 of quadword $b$ and forcing the 4 least significant bits to zero. The quadword at this effective address is then returned in quadword $d$ .	d = si_lqx(a, b)	LQX d, a, b
si_stqa: Store Quadword (a-form)		
An effective address is determined by the sign-extended 18-bit value $imm$ , with the 4 least significant bits forced to zero. The quadword $a$ is stored at this effective address.	si_stqa(a, imm)	STQA a, imm



Instruction/Description	Usage	Assembly Mapping
si_stqd: Store Quadword (d-form)  An effective address is computed by zeroing the 4 least significant bits of the sign-extended 14-bit immediate value imm, adding imm to word element 0 of quadword b, and forcing the 4 least significant bits to zero. The quadword a is then stored at this effective address.	si_stqd(a, b, imm)	STQD a, imm(b)
si_stqr: Store Quadword Instruction Relative (a-form) An effective address is computed by forcing the 2 least significant bits of the signed 18-bit immediate value imm to zero, adding this value to the address of the instruction, and forcing the 4 least significant bits of the result to zero. The quadword a is then stored at this effective address.	si_stqr(a, imm)	STQR, a, imm
$si\_stqx$ : Store Quadword (x-form) An effective address is computed by adding word element 0 of quadword $b$ to word element 0 of quadword $c$ and forcing the 4 least significant bits to zero. The quadword $a$ is then stored at this effective address.	si_stqx( <i>a</i> , <i>b</i> , <i>c</i> )	STQX a, b, c
Control Intrinsics		
si_stopd: Stop and Signal with Dependencies  Execution of the SPU is stopped and a signal type of  0x3FFF is delivered after all register dependencies are met. This intrinsic is considered volatile with respect to all instructions and will not be reordered with any other instructions.	si_stopd(a, b, c)	STOPD a, b, c

<sup>&</sup>lt;sup>1</sup> The false target parameter rt is optimally chosen depending on the register usage of neighboring instructions.

Specific intrinsics accept only the following types of arguments:

- Immediate literals, as an explicit constant expression or as a symbolic address
- Enumerations
- qword arguments

Arguments of other types must be cast to  ${\tt qword}.$ 

For complete details on the specific instructions, see the Synergistic Processor Unit Instruction Set Architecture.

#### 2.1.1. Specific Casting Intrinsics

When using specific intrinsics, it might be necessary to cast from scalar types to the qword data type, or from the qword data type to scalar types. Similar to casting between vector data types, specific cast intrinsics have no effect on an argument that is stored in a register. All specific casting intrinsics are of the following form:

See Table 2-8 for additional details about the specific casting intrinsics.

Table 2-8: Specific Casting Intrinsics

Casting Intrinsic	d	а	Description
si_to_char	signed char	qword	Cast byte element 3 of qword a to signed char d.



Casting Intrinsic	d	а	Description
si_to_uchar	unsigned char		Cast byte element 3 of qword a to unsigned char d.
si_to_short	short	-	Cast halfword element 1 of qword a to short d.
si_to_ushort	unsigned short		Cast halfword element 1 of qword a to unsigned short d.
si_to_int	int		Cast word element 0 of qword a to int d.
si_to_uint	unsigned int		Cast word element 0 of qword a to unsigned int d.
si_to_ptr	void *		Cast word element 0 of qword a to a void pointer d.
si_to_llong	long long		Cast doubleword element 0 of qword $a$ to long long $d$ .
si_to_ullong	unsigned long long		Cast doubleword element 0 of qword $a$ to unsigned long long $d$ .
si_to_float	float		Cast word element 0 of qword a to float d.
si_to_double	double		Cast doubleword element 0 of qword a to double d.
si_from_char	_char		Cast signed char a to byte element 3 of qword d.
si_from_uchar		unsigned char	Cast unsigned char a to byte element 3 of qword d.
si_from_short		short	Cast short a to halfword element 1 of qword d.
si_from_ushort		unsigned short	Cast unsigned short <i>a</i> to halfword element 1 of qword <i>d</i> .
si_from_int		int	Cast int a to word element 0 of qword d.
si_from_uint	qword	unsigned int	Cast unsigned int a to word element 0 of qword d.
si_from_ptr		void *	Cast void pointer a to word element 0 of qword d.
si_from_llong		long long	Cast long long a to doubleword element 0 of qword d.
si_from_ullong		unsigned long long	Cast unsigned long long $a$ to doubleword element 0 of qword $d$ .
si_from_float		float	Cast float a to word element 0 of qword d.
si_from_doubl e		double	Cast double a to doubleword element 0 of qword d.

Because the casting intrinsics do not perform data conversion, casting from a scalar type to a <code>qword</code> type results in portions of the quadword being undefined.

# 2.2. Generic Intrinsics and Built-ins

Generic intrinsics are operations that map to one or more specific intrinsics. The mapping of a generic intrinsic to a specific intrinsic depends on the input arguments to the intrinsic. Built-ins are similar to generic intrinsics; however, unlike generic intrinsics, built-ins map to more than one SPU instruction. All generic intrinsics and built-ins are prefixed by the string  $\mathtt{spu}$ . For example, the generic intrinsic that implements the  $\mathtt{stop}$  assembly instruction is named  $\mathtt{spu}$   $\mathtt{stop}$ .

#### 2.2.1. Mapping Intrinsics with Scalar Operands

Intrinsics with scalar arguments are introduced for SPU instructions with immediate fields. For example, the intrinsic function vector signed int spu\_add(vector signed int, int) will translate to an AI assembly instruction.



Depending on the assembly instruction, immediate values are either 7, 10, 16, or 18 bits in length. The action performed for out-of-range immediate values depends on the type of intrinsic. By default, immediate form specific intrinsics with an out-of-range immediate value are flagged as an error. Compilers may provide an option to issue a warning for out-of-range immediate values and use only the specified number of least significant bits for the out-of-range argument.

Generic intrinsics support a full range of scalar operands. This support is not dependent on whether the scalar operand can be represented within the instruction's immediate field. Consider the following example:

```
d = spu and (vector unsigned int a, int b);
```

Depending on argument b, different instructions are generated:

- If *b* is a literal constant within the range supported by one of the immediate forms, the immediate instruction form is generated. For example, if *b* equals 1, then ANDI d, a, 1 is generated.
- If b is a literal constant and is out-of-range but can be folded and implemented using an alternate immediate instruction form, the alternate immediate instruction is generated. For example, if b equals 0x30003, then ANDHI d, a, 3 is generated. In this context, "alternate immediate instruction form" means an immediate instruction form having a smaller data element size.
- If b is a literal constant that can be constructed using one or two immediate load instructions followed by the non-immediate form of the instruction, the appropriate instructions will be used. Immediate load instructions include IL, ILH, ILHU, ILA, IOHL, and FSMBI. Table 2-9 shows possible uses of the immediate load instructions for various constants b.

Table 2-9: Possible Uses of Immediate Load Instructions for Various Values of Constant b

Constant b	Generates Instructions
-6000	IL b, -6000 AND d, a, b
131074 (0x20002)	ILH b, 2 AND d, a, b
131072 (0x20000)	ILHU b, 2 AND d, a, b
134000 (0x20B70)	ILA b, 134000 AND d, a, b
262780 (0x4027C)	ILHU b, 4 IOHL b, 636 AND d, a, b
(0xFFFFFFF, 0x0, 0x0, 0xFFFFFFF)	FSMBI b, 0xF00F AND d, a, b

• If b is a variable (non-literal) integer, code to splat the integer across the entire vector is generated followed by the non-immediate form of the instruction. For example, if b is an integer of unknown value, the constant area is loaded with the shuffle pattern (0x10203, 0x10203, 0x10203, 0x10203) at "CONST\_AREA, offset" and the following instructions are generated:

```
LQD pattern, CONST_AREA, offset SHUFB b, b, b, pattern
AND d, a, b
```

#### 2.2.2. Notations and Conventions

The remaining documentation describing the generic intrinsics uses the following rules and naming conventions:

The table associated with each generic intrinsic specifies the supported input types.



- For intrinsics with scalar operands, only the immediate form of the instruction is shown. The other forms can
  be deduced in accordance with the rules discussed in section "2.2.1. Mapping Intrinsics with Scalar
  Operands".
- Some intrinsics, whether specific or generic, map to assembly instructions that do not uniquely specify all input and output registers. Instead, an input register also serves as the output register. Examples of these assembly instructions include ACI, DFMS, MPYHHA, and SBI. For these intrinsics, the notation rt <--- c is used to imply that a register-to-register copy (copy c to rt) might be required to satisfy the semantics of the intrinsic, depending on the inputs and outputs. No copies will be generated if input c is the same as output d.
- Generic intrinsics that do not map to specific intrinsics are identified by the acronym "N/A" (not applicable) in the Specific Intrinsics column of the respective table.

#### 2.3. Constant Formation Intrinsics

#### spu\_splats: splat scalar to vector

d = spu\_splats(a)

A single scalar value is replicated across all elements of a vector of the same type. The result is returned in vector d.

Table 2-10: Replicate (Splat) a Scalar across a Vector

d	а	Specific Intrinsics	Assembly Mapping	
vector unsigned char	unsigned char			
vector signed char	signed char			
vector unsigned short	unsigned short			
vector signed short	signed short			
vector unsigned int	unsigned int			
vector signed int	signed int	N/A	SHUFB d, a, a, pattern	
vector unsigned long long	unsigned long long			
vector signed long long	signed long long			
vector float	float			
vector double	double			
vector unsigned char	unsigned char (literal)		IL d, a or ILA d, a or ILH d, a&0xFFFF or ILHU d, a>>>16	
vector signed char	signed char (literal)			
vector unsigned short	unsigned short (literal)			
vector signed short	signed short (literal)		or ILHU d, a>>16;	
vector unsigned int	unsigned int (literal)		IOHL d, a or	
vector signed int	signed int (literal)		FSMBI d, a	
vector unsigned long long	unsigned long long (literal)			
vector signed long long	signed long long (literal)			



d	а	Specific Intrinsics	Assembly Mapping
vector float	float (literal)		
vector double	double (literal)		

# 2.4. Conversion Intrinsics

#### spu\_convtf: vector convert to float

d = spu\_convtf(a, scale)

Each element of vector *a* is converted to a floating-point value and divided by 2<sup>scale</sup>. The allowable range for *scale* is 0 to 127. Values outside this range are flagged as an error and compilation is terminated. The result is returned in vector *d*.

Table 2-11: Convert an Integer Vector to a Vector Float

d	а	scale	Specific Intrinsics	Assembly Mapping
vector float	vector unsigned int	unsigned int	d = si_cuflt(a, scale)	CUFLT d, a, scale
vector float	vector signed int	(7-bit literal)	d = si_csflt(a, scale)	CSFLT d, a, scale

#### spu\_convts: convert floating point vector to signed integer vector

d = spu convts(a, scale)

Each element of vector a is scaled by  $2^{\text{scale}}$ , and the result is converted to a signed integer. If the intermediate result is greater than  $2^{31}$ -1, the result saturates to  $2^{31}$ -1. If the intermediate value is less than  $-2^{31}$ , the result saturates to  $-2^{31}$ . The allowable range for scale is 0 to 127. Values outside this range are flagged as an error and compilation is terminated. The results are returned in the corresponding elements of vector d.

Table 2-12: Convert a Vector Float to a Signed Integer Vector

d	а	scale	Specific Intrinsics	Assembly Mapping
vector signed int	vector float	unsigned int	d = si_cflts(a, scale)	CFLTS d, a, scale
		(7-bit literal)		

#### spu\_convtu: convert floating-point vector to unsigned integer vector

d = spu convtu(a, scale)

Each element of vector  $\underline{a}$  is scaled by  $2^{\text{scale}}$  and the result is converted to an unsigned integer. If the intermediate result is greater than  $2^{32}$ -1, the result saturates to  $2^{32}$ -1. If the intermediate value is negative, the result saturates to zero. The allowable range for  $\underline{scale}$  is 0 to 127. Values outside this range are flagged as an error and compilation is terminated; otherwise, the result is returned in the corresponding element of vector  $\underline{d}$ .

Table 2-13: Convert a Vector Float to an Unsigned Integer Vector

d	а	scale	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector float	unsigned int (7-bit literal)	d = si_cfltu(a, scale)	CFLTU d, a, scale



# spu\_extend: sign extend vector

d = spu\_extend(a)

For a fixed-point vector a, each odd element of vector a is sign extended and returned in the corresponding element of vector d. For a floating-point vector, each even element of a is sign extended and returned in the corresponding element of d.

Table 2-14: Sign Extend Vector Elements

d	а	Specific Intrinsics	Assembly Mapping
vector signed short	vector signed char	$d = si_xsbh(a)$	XSBH d, a
vector signed int	vector signed short	$d = si_xshw(a)$	XSHW d, a
vector signed long long	vector signed int	d = si_xswd(a)	XSWD d, a
vector double	vector float	d = si_fesd(a)	FESD d, a

#### spu\_roundtf: round vector double to vector float

d = spu roundtf(a)

Each doubleword element of vector a is rounded to a single-precision floating-point value and placed in the even element of vector a. Zeros are placed in the odd elements of a.

Table 2-15: Round a Vector Double to a Float

d	а	Specific Intrinsics	Assembly Mapping
vector float	vector double	d = si_frds(a)	FRDS d, a

#### 2.5. Arithmetic Intrinsics

#### spu\_add: vector add

 $d = spu_add(a, b)$ 

Each element of vector a is added to the corresponding element of vector b. If b is a scalar, the scalar value is replicated for each element and then added to a. Overflows and carries are not detected, and no saturation is performed. The results are returned in the corresponding elements of vector a.

Table 2-16: Vector Add

d	а	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	d = si a(a, b)	A d, a, b
vector unsigned int	vector unsigned int	vector unsigned int	$\alpha = \operatorname{Si}_{\mathbf{a}}(a, D)$	
vector signed short	vector signed short	vector signed short		AH d, a, b
vector unsigned short	vector unsigned short	vector unsigned short	d = si_ah(a, b)	
vector signed int	vector signed int	10-bit signed int (literal)	d = si_ai(a, b)	Al d, a, b



d	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector unsigned int			
vector signed int	vector signed int	int	See section "2.2.1	. Mapping Intrinsics
vector unsigned int	vector unsigned int	unsigned int with Scalar Operands".		nds".
vector signed short	vector signed short	10 hit signed short	d = si_ahi(a, b)	AHI d, a, b
vector unsigned short	vector unsigned short	10-bit signed short (literal)		
vector signed short	vector signed short	short	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
vector unsigned short	vector unsigned short	unsigned short		
vector float	vector float	vector float	$d = si_fa(a, b)$	FA d, a, b
vector double	vector double	vector double	d = si_dfa(a, b)	DFA d, a, b

# spu\_addx: vector add extended

$$d = spu_addx(a, b, c)$$

Each element of vector a is added to the corresponding element of vector b and to the least significant bit of the corresponding element of vector c. The result is returned in the corresponding element of vector d.

Table 2-17: Vector Add Extended

d	а	b	С	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	vector signed int	d = si_addx(a, b,	rt < c
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int	c)	ADDX rt, a, b d < rt

## spu\_genb: vector generate borrow

Each element of vector b is subtracted from the corresponding element of vector a. The resulting borrow out is placed in the least significant bit of the corresponding element of vector a. The remaining bits of a are set to a.

Table 2-18: Vector Generate Borrow

d	а	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int		
vector unsigned int	vector unsigned int	vector unsigned int	$d = si\_bg(b, a)$	BG rt, b, a



## spu\_genbx: vector generate borrow extended

Each element of vector b is subtracted from the corresponding element of vector b. An additional 1 is subtracted from the result if the least significant bit of the corresponding element of vector c is 0. If the result is less than 0, a 1 is placed in the corresponding element of vector d; otherwise, a 0 is placed in the corresponding element of d.

Table 2-19: Vector Generate Borrow Extended

d	а	b	С	Specific Intrinsics	Assembly Mapping	
vector signed int	vector signed int	vector signed int	vector signed int	d = si_bgx(b, a,	rt < c BGX rt, b, a	
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int	c)	d < rt	

#### spu\_genc: vector generate carry

$$d = spu genc(a, b)$$

Each element of vector a is added to the corresponding element of vector b. The resulting carry out is placed in the least significant bit of the corresponding element of vector d. The remaining bits of d are set to 0.

Table 2-20: Vector Generate Carry

d	а	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	d = si cg(a, b)	CG rt, a, b
vector unsigned int	vector unsigned int	vector unsigned int	$\alpha$ – Si_cg( $\alpha$ , $D$ )	CG II, a, D

### spu\_gencx: vector generate carry extended

$$d = spu gencx(a, b, c)$$

Each element of vector a is added to the corresponding element of vector b and the least significant bit of the corresponding element of vector c. The resulting carry out is placed in the least significant bit of the corresponding element of vector d. The remaining bits of d are set to 0.

Table 2-21: Vector Generate Carry Extended

d	а	b	С	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	vector signed int		rt < c
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int	$d = si\_cgx(a, b, c)$	CGX rt, a, b d < rt

### spu\_madd: vector multiply and add

$$d = spu madd(a, b, c)$$

Each element of vector a is multiplied by vector b and added to the corresponding element of vector c and returned to the corresponding element of vector d. For integer multiply-and-adds, the odd elements of vectors a and b are sign extended to 32-bit integers prior to multiplication.



Table 2-22: Vector Multiply and Add

d	а	b	С	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	vector signed int	d = si_mpya(a, b, c)	MPYA d, a, b, c
vector float	vector float	vector float	vector float	d = si_fma(a, b, c)	FMA d, a, b, c
vector double	vector double	vector double	vector double	d = si_dfma(a, b, c)	rt < c DFMA rt, a, b d < rt

### spu\_mhhadd: vector multiply high high and add

Each even element of vector a is multiplied by the corresponding even element of vector b, and the 32-bit result is added to the corresponding element of vector c and returned in the corresponding element of vector d.

Table 2-23: Vector Multiply High High and Add

d	а	b	С	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	vector signed int	d = si_mpyhha (a, b, c)	rt < c MPYHHA rt, a, b d < rt
vector unsigned int	vector unsigned short	vector unsigned short	vector unsigned int	d = si_mpyhhau (a, b, c)	rt < c MPYHHAU rt, a, b d < rt

# spu\_msub: vector multiply and subtract

$$d = spu_msub(a, b, c)$$

Each element of vector a is multiplied by the corresponding element of vector b, and the corresponding element of vector c is subtracted from the product. The result is returned in the corresponding element of vector d.

Table 2-24: Vector Multiply and Subtract

d	а	b	С	Specific Intrinsics	Assembly Mapping
vector float	vector float	vector float	vector float	d = si_fms(a, b, c)	FMS d, a, b, c
vector double	vector double	vector double	vector double	$d = si_dfms(a, b, c)$	rt < c DFMS rt, a, b d < rt

# spu\_mul: vector multiply

$$d = spu_mul(a, b)$$

Each element of vector a is multiplied by the corresponding element of vector b and returned in the corresponding element of vector d.



Table 2-25: Multiply Floating-Point Elements

d	а	b	Specific Intrinsics	Assembly Mapping
vector float	vector float	vector float	$d = si_fm(a, b)$	FM d, a, b
vector double	vector double	vector double	$d = si_dfm(a, b)$	DFM d, a, b

### spu\_mulh: vector multiply high

Each even element of vector a is multiplied by the next (odd) element of vector b. The product is shifted left by 16 bits and stored in the corresponding element of vector d. Bits shifted out at the left are discarded. Zeros are shifted in at the right.

Table 2-26: Vector Multiply High

d	а	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	<pre>d = si_mpyh(a, b)</pre>	MPYH d, a, b

# spu\_mule: vector multiply even

Each even element of vector a is multiplied by the corresponding even element of vector b, and the 32-bit result is put to the corresponding element of vector d.

Table 2-27: Multiply Four (16-bit) Even-Numbered Integer Elements

d	а	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	$d = si_mpyhh(a, b)$	MPYHH d, a, b
vector unsigned int	vector unsigned short	vector unsigned short	d = si_mpyhhu(a, b)	MPYHHU d, a, b

### spu\_mulo: vector multiply odd

$$d = spu_mulo (a, b)$$

Each odd-number element of vector a is multiplied by the corresponding element of vector b. If b is a scalar, the scalar value is replicated for each element and then multiplied by a. The results are returned in vector d.

Table 2-28: Multiply Four (16-bit) Odd-Numbered Integer Elements

d	а	b	Specific Intrinsics	Assembly Mapping
	vector signed short	vector signed short	d = si_mpy (a, b)	MPY d, a, b
vector signed int		10-bit signed short (literal)	d = si_mpyi(a, b)	MPYI d, a, b
		signed short	See section "2.2.1. Mapping Intrinsics w Scalar Operands".	
vector unsigned int	vector unsigned short	vector unsigned short	d = si_mpyu(a, b)	MPYU d, a, b



d	а	b	Specific Intrinsics	Assembly Mapping
		10-bit signed short (literal)	d = si_mpyui(a, b)	MPYUI d, a, b
		unsigned short	See section "2.2.1. Mapping Intrinsics v Scalar Operands".	

## spu\_mulsr: vector multiply and shift right

$$d = spu mulsr(a, b)$$

Each odd element of vector a is multiplied by the corresponding odd element of vector b. The leftmost 16 bits of the 32-bit resulting product is sign extended and returned in the corresponding 32-bit element of vector d.

Table 2-29: Vector Multiply and Shift Right

d	а	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	d = si_mpys(a, b)	MPYS d, a, b

### spu\_nmadd: negative vector multiply and add

Each element of vector a is multiplied by the corresponding element in vector b and then added to the corresponding element of vector c. The result is negated and returned in the corresponding element of vector d.

Table 2-30: Negative Vector Multiply and Add

d	а	b	С	Specific Intrinsics	Assembly Mapping
vector double	vector double	vector double	vector double	d = si_dfnma(a, b,	rt < c DFNMA rt, a, b d < rt

### spu\_nmsub: negative vector multiply and subtract

$$d = spu_nmsub(a, b, c)$$

Each element of vector a is multiplied by the corresponding element in vector b. The result is subtracted from the corresponding element in c and returned in the corresponding element of vector d.

Table 2-31: Negative Vector Multiply and Subtract

d	а	b	С	Specific Intrinsics	Assembly Mapping
vector float	vector float	vector float	vector float	$d = si_fnms(a, b, c)$	FNMS d, a, b, c
vector double	vector double	vector double	vector double	d = si_dfnms(a, b, c)	rt < c DFNMS rt, a, b d < rt

### spu\_re: vector floating-point reciprocal estimate



For each element of vector a, an estimate of its floating-point reciprocal is computed, and the result is returned in the corresponding element of vector a. The resulting estimate is accurate to 12 bits.

Table 2-32: Vector Floating-Point Reciprocal Estimate

d	а	Specific Intrinsics	Assembly Mapping
vector float	vector float	t = si_frest(a) d = si_fi(a, t)	FREST d, a FI d, a, d

### spu\_rsqrte: vector floating-point reciprocal square root estimate

For each element of vector a, an estimate of its floating-point reciprocal square root is computed, and the result is returned in the corresponding element of vector a. The resulting estimate is accurate to 12 bits.

Table 2-33: Vector Reciprocal Square Root Estimate

d	а	Specific Intrinsics	Assembly Mapping
vector float	vector float	t = si_frsqest(a) d = si_fi(a, t)	FRSQEST d, a FI d, a, d

### spu\_sub: vector subtract

$$d = spu sub(a, b)$$

Each element of vector b is subtracted from the corresponding element of vector a. If a is a scalar, the scalar value is replicated for each element of a, and then b is subtracted from the corresponding element of a. Overflows and carries are not detected. The results are returned in the corresponding elements of vector a.

Table 2-34: Vector Subtract

d	а	b	Specific Intrinsics	Assembly Mapping
vector signed short	vector signed short	vector signed short	d = si sfh(b, a)	SFH d, b, a
vector unsigned short	vector unsigned short	vector unsigned short	α – 31_311(b, α)	Si ii u, b, a
vector signed int	vector signed int	vector signed int	d = si sf(b, a)	SF d, b, a
vector unsigned int	vector unsigned int	vector unsigned int	$\alpha$ – Si_Si( $\nu$ , $\alpha$ )	SF u, b, a
vector signed int	10-bit signed int (literal)	vector signed int	d = si_sfi(b, a)	SFI d, b, a
vector unsigned int		vector unsigned int		
vector signed int	int	vector signed int	See section "2.2.1.	Mapping Intrinsics
vector unsigned int	unsigned int	vector unsigned int	with Scalar Operands".	
vector signed short	10-bit signed	vector signed short	d = si_sfhi(b, a)	SFHI d, b, a
vector unsigned short	(literal)	vector unsigned short		



d	а	b	Specific Intrinsics	Assembly Mapping
vector signed short	short	vector signed short	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
vector unsigned short	unsigned short	vector unsigned short		
vector float	vector float	vector float	$d = si_fs(b, a)$	FS d, b, a
vector double	vector double	vector double	d = si_dfs(b, a)	DFS d, b, a

### spu\_subx: vector subtract extended

$$d = spu_subx(a, b, c)$$

Each element of vector b is subtracted from the corresponding element of vector a. An additional 1 is subtracted from the result if the least significant bit of the corresponding element of vector c is 0. The final result is returned in the corresponding element of vector d.

Table 2-35: Vector Subtract Extended

d	а	b	С	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	vector signed int		rt < c
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int	$d = si_sfx(b, a, c)$	SFX rt, b, a d < rt

# 2.6. Byte Operation Intrinsics

### spu\_absd: element-wise absolute difference

$$d = spu absd(a, b)$$

Each element of vector a is subtracted from the corresponding element of vector b, and the absolute value of the result is returned in the corresponding element of vector d.

Table 2-36: Absolute Difference of Sixteen (8-bit) Unsigned Integer Elements

d	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = si_absdb(a, b)$	ABSDB d, a, b

# spu\_avg: average of two vectors

$$d = spu_avg(a, b)$$

Each element of vector a is added to the corresponding element of vector b plus 1. The result is shifted to the right by 1 bit and placed in the corresponding element of vector d.

Table 2-37: Average Sixteen (8-bit) Integer Elements

d	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	d = si_avgb(a, b)	AVGB d, a, b



### spu\_sumb: sum bytes into shorts

```
d = spu sumb(a, b)
```

Each four elements of b are summed and returned in the corresponding even elements of vector d. Each four elements of a are summed and returned in the corresponding odd elements of d.

Table 2-38: Sum Sixteen (8-bit) Unsigned Integer Elements

d	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned short	vector unsigned char	vector unsigned char	$d = si\_sumb(a, b)$	SUMB d, a, b

# 2.7. Compare, Branch and Halt Intrinsics

#### spu bisled: branch indirect and set link if external data

```
(void) spu_bisled(func)
(void) spu_bisled_d(func)
(void) spu bisled e(func)
```

The count value of channel 0 (event status) is examined. If it is zero, execution continues with the next sequential instruction. If it is nonzero, the function func is called. The parameter func is the name of, or pointer to, a parameter-less function with no return value. If func is called, the  $spu\_bisled\_d$  and  $spu\_bisled\_e$  forms of the intrinsic do one of the following actions:

- Disable interrupts use spu\_bisled\_d
- Enable interrupts use spu\_bisled\_e

**Programming Note:** Because the bisled instruction is assumed to behave as a synchronous software interrupt, standard calling conventions are not observed because all volatile registers must be considered non-volatile by the bisled target function, func. See the *SPU Application Binary Interface Specification* for additional details about standard calling conventions.

With respect to branch prediction, it is assumed that func is not called. Therefore, a branch hint instruction will not be inserted as a result of the spu bisled intrinsic.

Table 2-39: Branch Indirect and Set Link If External Data

Generic Intrinsic Form	func	Specific Intrinsics	Assembly Mapping
spu_bisled		si_bisled(func)	BISLED \$LR, func
spu_bisled_d	void (*func) ()	si_bisledd(func)	BISLEDD \$LR, func
spu_bisled_e		si_bislede(func)	BISLEDE \$LR, func

#### spu\_cmpabseq: element-wise compare absolute equal

```
d = spu cmpabseq(a, b)
```

The absolute value of each element of vector a is compared with the absolute value of the corresponding element of vector b. If the absolute values are equal, the corresponding element of vector d is set to all ones; otherwise, the corresponding element of d is set to all zeros.

Table 2-40: Compare Absolute Equal Element by Element

d	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned	vector float	vector float	$d = si_fcmeq(a, b)$	FCMEQ d, a, b



d	а	b	Specific Intrinsics	Assembly Mapping
int				

### spu\_cmpabsgt: element-wise compare absolute greater than

d = spu cmpabsgt(a, b)

The absolute value of each element of vector a is compared with the absolute value of the corresponding element of vector b. If the element of a is greater than the element of b, the corresponding element of vector a is set to all ones; otherwise, the corresponding element of a is set to all zeros.

Table 2-41: Compare Absolute Greater Than Element by Element

С	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector float	vector float	d = si_fcmgt(a, b)	FCMGT d, a, b

### spu\_cmpeq: element-wise compare equal

d = spu cmpeq(a, b)

Each element of vector a is compared with the corresponding element of vector b. If b is a scalar, the scalar value is first replicated for each element, and then a and b are compared. If the operands are equal, all bits of the corresponding element of vector d are set to one. If they are unequal, all bits of the corresponding element of d are set to zero.

Table 2-42: Compare Equal Element by Element

d	а	b	Specific Intrinsics	Assembly Mapping	
vector	vector signed char	vector signed char	d = si ceqb(a, b)	CEQb d, a, b	
unsigned char	vector unsigned char	vector unsigned char	α – 31_000μ(α, Δ)	ordina, a, b	
vector	vector signed short	vector signed short	d = si_ceqh(a, b)	CEQH d, a, b	
unsigned short	vector unsigned short	vector unsigned short	α - 31_00411(α, Δ)	CEQITU, a, D	
	vector signed int	vector signed int	d = si_ceq(a, b)	CEQ d, a, b	
vector unsigned int	vector unsigned int	vector unsigned int	α – 31_004(α, β)	OLQ U, a, b	
	vector float	vector float	$d = si_fceq(a, b)$	FCEQ d, a, b	
	vector signed char	10-bit signed int	d = si_ceqbi(a, b)	CEQBI d, a, b	
vector	vector unsigned char	(literal)			
unsigned char	vector signed char	signed char	signed char See section "2.2.1. Mapping Int		
	vector unsigned char	unsigned char	Scalar Operands".		
vector unsigned short	vector signed short	10-bit signed int (literal)	$d = si_ceqhi(a, b)$	CEQHI d, a, b	



d	а	b	Specific Intrinsics	Assembly Mapping
	vector unsigned short			
	vector signed short	signed short	See section "2.2.1. I	Mapping Intrinsics with
	vector unsigned short	unsigned short	Scalar Operands".	
	vector signed int	10-bit signed int (literal)	$d = si\_ceqi(a, b)$ CEQI d, a, b	
vector	vector unsigned int		α – 31_0041(α, β)	CLQI u, a, b
unsigned int	vector signed int	signed int	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
	vector unsigned int	unsigned int		

### spu\_cmpgt: element-wise compare greater than

Each element of vector a is compared with the corresponding element of vector b. If b is a scalar, the scalar value is replicated for each element and then a and b are compared. If the element of a is greater than the corresponding element of b, all bits of the corresponding element of vector d are set to one; otherwise, all bits of the corresponding element of d are set to zero.

Table 2-43: Compare Greater Than Element by Element

d	а	b	Specific Intrinsics	Assembly Mapping
		vector signed char	$d = si\_cgtb(a, b)$	CGTB d, a, b
	vector signed char	10-bit signed int (literal)	d = si_cgtbi(a, b)	CGTBI d, a, b
vector unsigned		signed char	See section "2.2.1. with Scalar Operand	
char		vector unsigned char	d = si_clgtb(a, b)	CLGTB d, a, b
	vector unsigned char	10-bit signed int (literal)	d = si_clgtbi(a, b)	CLGTBI d, a, b
		unsigned char	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
	vector signed short	vector signed short	$d = si\_cgth(a, b)$	CGTH d, a, b
		10-bit signed int (literal)	$d = si\_cgthi(a, b)$	CGTHI d, a, b
vector unsigned		signed short	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
short		vector unsigned short	$d = si\_clgth(a, b)$	CLGTH d, a, b
	vector unsigned short	10-bit signed int (literal)	$d = si\_clgthi(a, b)$	CLGTHI d, a, b
		unsigned short	See section "2.2.1. with Scalar Operand	



d	а	b	Specific Intrinsics	Assembly Mapping
		vector signed int	$d = si\_cgt(a, b)$	CGT d, a, b
	vector signed int	10-bit signed int (literal)	d = si_cgti(a, b)	CGTI d, a, b
vootor ungigned		signed int	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
vector unsigned int	vector unsigned int	vector unsigned int	d = si_clgt(a, b)	CLGT d, a, b
		10-bit signed int (literal)	$d = si\_clgti(a, b)$	CLGTI d, a, b
		unsigned int	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
	vector float	vector float	d = si_fcgt(a, b)	FCGT d, a, b

# spu\_hcmpeq: halt if compare equal

(void) spu hcmpeq(a, b)

The contents of a and b are compared. If they are equal, execution is halted.

Table 2-44: Halt If Compare Equal

а	b	Specific Intrinsics	Assembly Mapping <sup>1, 2</sup>
int	int (non-literal)	si_heq(a, b)	HEQ rt, a, b
unsigned int	unsigned int (non-literal)	si_neq(a, D)	TIEQTI, a, b
int unsigned int	10-bit signed int (literal)	si_heqi(a, b)	HEQI rt, a, b

<sup>&</sup>lt;sup>1</sup> Immediate values that cannot be represented as a 10-bit signed value are constructed similar to the method described in section "2.2.1. Mapping Intrinsics with Scalar Operands" on page 14.

 $<sup>^{2}</sup>$  The false target parameter rt is optimally chosen depending on the register usage of neighboring instructions.



# spu\_hcmpgt: halt if compare greater than

The contents of a and b are compared. If a is greater than b, execution is halted.

Table 2-45: Halt If Compare Greater Than

а	b	Specific Intrinsics	Assembly Mapping <sup>1,2</sup>
int	int (non-literal)	si_hgt(a, b)	HGT rt, a, b
unsigned int	unsigned int (non-literal)	si_hlgt(a, b)	HLGT rt, a, b
int	10-bit signed int (literal)	si_hgti(a, b)	HGTI rt, a, b
unsigned int	10-bit signed int (literal)	si_hlgti(a, b)	HLGTI rt, a, b

<sup>&</sup>lt;sup>1</sup> Immediate values that cannot be represented as 10-bit signed values are constructed in a way similar to the method described in section "2.2.1. Mapping Intrinsics with Scalar Operands" on page 14.

### 2.8. Bits and Mask Intrinsics

### spu\_cntb: vector count ones for bytes

For each element of vector a, the number of ones are counted, and the count is placed in the corresponding element of vector d.

Table 2-46: Count Ones for Bytes

	d	а	Specific Intrinsics	Assembly Mapping	
	vector unsigned char	vector unsigned char	si_cntb	CNTB d, a	
		vector signed char		·	

### spu\_cntlz: vector count leading zeros

For each element of vector a, the number of leading zeros is counted, and the resulting count is placed in the corresponding element of vector d.

Table 2-47: Count Leading Zero for Words

d	а		Assembly Mapping
vector unsigned int	vector signed int		
	vector unsigned int	$d = si\_clz(a)$	CLZ d, a
	vector float		

 $<sup>^{2}</sup>$  The false target parameter xt is optimally chosen depending on the register usage of neighboring instructions.



## spu\_gather: gather bits from elements

d = spu\_gather(a)

The rightmost bit (LSB) of each element of vector a is gathered, concatenated, and returned in the rightmost bits of element 0 of vector d. For a byte vector, 16 bits are gathered; for a halfword vector, 8 bits are gathered; and for a word vector, 4 bits are gathered. The remaining bits of element 0 of d and all other elements of that vector are zeroed.

Table 2-48: Gather Bits from a Vector of Bytes, Halfwords, or Words

d	а	Specific Intrinsics	Assembly Mapping
	vector unsigned char	vector unsigned char $d = \text{si gbb}(a)$	
	vector signed char	α – 3i <u>g</u> υυ(α)	GBB d, a
	vector unsigned short	d = si gbh(a)	GBH d, a
vector unsigned int	vector signed short	$\alpha$ – $\operatorname{Si\_gbii}(a)$	
	vector unsigned int		
	vector signed int	$d = si\_gb(a)$	GB d, a
	vector float		

### spu\_maskb: form select byte mask

d = spu maskb(a)

For each of the least significant 16 bits of a, each bit is replicated 8 times, producing a 128-bit vector mask that is returned in vector a.

Table 2-49: Form Selection Mask for a Vector of Bytes

d	а	Specific Intrinsics	Assembly Mapping
	unsigned short		FSMB d, a
	signed short	d = si_fsmb(a)	
vector unsigned char	unsigned int		
	signed int		
	16-bit unsigned int (literal)	d = si_fsmbi(a)	FSMBI d, a

### spu\_maskh: form select halfword mask

d = spu maskh(a)

For each of the least significant 8 bits of a, each bit is replicated 16 times, producing a 128-bit vector mask that is returned in vector d.

Table 2-50: Form Selection Mask for Vector of Halfwords

d	а	Specific Intrinsics	Assembly Mapping	
	unsigned char			
	signed char			
vector unsigned short	unsigned short	d = si fsmh(a)	FSMH d, a	
vector unsigned short	signed short	α – 31 <u>1</u> 311111(α)		
	unsigned int			
	signed int			



# spu\_maskw: form select word mask

d = spu\_maskw(a)

For each of the least significant 4 bits of a, each bit is replicated 32 times, producing a 128-bit vector mask that is returned in vector d.

Table 2-51: Form Selection Mask for Vector of Words

d	а	Specific Intrinsics	Assembly Mapping
	unsigned char		FSM d, a
	signed char		
vector unsigned int	unsigned short	$d = si_fsm(a)$	
vector unsigned int	signed short		
	unsigned int		
	signed int		

### spu\_sel: select bits

d = spu\_sel(a, b, pattern)

For each bit in the 128-bit vector pattern, the corresponding bit from either vector a or vector b is selected. If the bit is 0, the bit from a is selected; otherwise, the bit from b is selected. The result is returned in vector d.

Table 2-52: Select Bits from Vector of Bytes

d	а	b	pattern	Specific Intrinsics	Assembly Mapping		
vector unsigned char	vector unsigned char	vector unsigned char	vector unsigne				
vector signed char	vector signed char	vector signed char	d char				
vector unsigned short	vector unsigned short	vector unsigned short	vector unsigne d short	unsigne			
vector signed short	vector signed short	vector signed short					
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigne d int	d = si_selb(a, b, pattern)	SELB d, a, b, pattern		
vector signed int	vector signed int	vector signed int					
vector float	vector float	vector float					
vector unsigned long long	vector unsigned long long	vector unsigned long long	vector unsigne d long long				
vector signed long long	vector signed long long	vector signed long long					
vector double	vector double	vector double					



# spu\_shuffle: shuffle bytes of a vector

d = spu\_shuffle(a, b, pattern)

For each byte of pattern, the byte is examined, and a byte is produced, as shown in Figure 2-2. The result is returned in the corresponding byte of vector *d*.

Figure 2-2: Shuffle Pattern

Value in the Byte of Pattern (in binary)	Resulting Byte
10xxxxxx	0x00
110xxxxx	0xFF
111xxxxx	0x80
otherwise	the byte of (a    b) addressed by the rightmost 5 bits of pattern

Table 2-53: Shuffle Two Vectors of Bytes

d	а	b	pattern	Specific Intrinsics	Assembly Mapping				
vector unsigned char	vector unsigned char	vector unsigned char							
vector signed char	vector signed char	vector signed char							
vector unsigned short	vector unsigned short	vector unsigned short							
vector signed short	vector signed short	vector signed short							
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned char	unsigned	$d = si\_shufb(a, b, pattern)$	SHUFB d, a, b, pattern			
vector signed int	vector signed int	vector signed int							
vector unsigned long long	vector unsigned long long	vector unsigned long long							
vector signed long long	vector signed long long	vector signed long long							
vector float	vector float	vector float							
vector double	vector double	vector double							



# 2.9. Logical Intrinsics

### spu\_and: vector bit-wise AND

 $d = spu_and(a, b)$ 

Each bit of vector a is logically ANDed with the corresponding bit of vector b. If b is a scalar, the scalar value is first replicated for each element, and then a and b are ANDed. The results are returned in the corresponding bit of vector d.

Table 2-54: Vector Bit-Wise AND

d	а	b	Specific Intrinsics	Assembly Mapping	
vector unsigned char	vector unsigned char	vector unsigned char			
vector signed char	vector signed char	vector signed char			
vector unsigned short	vector unsigned short	vector unsigned short			
vector signed short	vector signed short	vector signed short			
vector unsigned int	vector unsigned int	vector unsigned int	d = si_and(a, b)	AND d, a, b	
vector signed int	vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long	vector signed long long			
vector float	vector float	vector float			
vector double	vector double	vector double			
vector unsigned char	vector unsigned char	10-bit signed int	d = si_andbi(a, b)	ANDBI d, a, b	
vector signed char	vector signed char	(literal)		,,,,,	
vector unsigned char	vector unsigned char	unsigned char	See section "2.2.1. Mapping Intrinsics with Scalar Operands".		
vector signed char	vector signed char	signed char			
vector unsigned short	vector unsigned short	10-bit signed int	$d = si_andhi(a, b)$	ANDHI d, a, b	
vector signed short	vector signed short	(literal)			
vector unsigned short	vector unsigned short	unsigned short	See section "2.2.1. with Scalar Operand		



d	а	b	Specific Intrinsics	Assembly Mapping
vector signed short	vector signed short	signed short		
vector unsigned int	vector unsigned int	10-bit signed int	$d = si \ andi(a, b)$	ANDI d, a, b
vector signed int	vector signed int	(literal)	α – <b>31_απα</b> τία, <i>Σ)</i>	
vector unsigned int	vector unsigned int	unsigned int	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
vector signed int	vector signed int	signed int		

# spu\_andc: vector bit-wise AND with complement

 $d = spu_andc(a, b)$ 

Each bit of vector a is ANDed with the complement of the corresponding bit of vector b. The result is returned in the corresponding bit of vector d.

Table 2-55: Vector Bit-Wise AND with Complement

d	а	b	Specific Intrinsics	Assembly Mapping		
vector unsigned char	vector unsigned char	vector unsigned char				
vector signed char	vector signed char	vector signed char				
vector unsigned short	vector unsigned short	vector unsigned short				
vector signed short	vector signed short	vector signed short				
vector unsigned int	vector unsigned int	vector unsigned int	$d = si\_andc(a, b)$	ANDC d, a, b		
vector signed int	vector signed int	vector signed int				
vector unsigned long long	vector unsigned long long	vector unsigned long long				
vector signed long long	vector signed long long	vector signed long long				
vector float	vector float	vector float				
vector double	vector double	vector double				



# spu\_eqv: vector bit-wise equivalent

$$d = spu_eqv(a, b)$$

Each bit of vector a is compared with the corresponding bit of vector b. The corresponding bit of vector d is set to 1 if the bits in a and b are equivalent; otherwise, the bit is set to 0.

Table 2-56: Vector Bit-Wise Equivalent

d	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char		
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int	d = si_eqv(a, b)	EQV d, a, b
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

# spu\_nand: vector bit-wise complement of AND

 $d = spu_nand(a, b)$ 

Each bit of vector a is ANDed with the corresponding bit of vector b. The complement of the result is returned in the corresponding bit of vector d.

Table 2-57: Vector Bit-Wise Complement of AND

d	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	d = si_nand(a, b)	NAND d,a, b
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int		



d	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

# spu\_nor: vector bit-wise complement of OR

 $d = spu_nor(a, b)$ 

Each bit of vector a is ORed with the corresponding bit of vector b. The complement of the result is returned in the corresponding bit of vector d.

Table 2-58: Vector Bit-Wise Complement of OR

d	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char		
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int	d = si_nor(a, b)	NOR d,a, b
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		



# spu\_or: vector bit-wise OR

$$d = spu_or(a, b)$$

Each bit of vector a is logically ORed with the corresponding bit of vector b. If b is a scalar, the scalar value is first replicated for each element, and then a and b are ORed. The result is returned in the corresponding bit of vector d.

Table 2-59: Vector Bit-Wise OR

d	а	b	Specific Intrinsics	Assembly Mapping	
vector unsigned char	vector unsigned char	vector unsigned char			
vector signed char	vector signed char	vector signed char			
vector unsigned short	vector unsigned short	vector unsigned short			
vector signed short	vector signed short	vector signed short			
vector unsigned int	vector unsigned int	vector unsigned int	d = si_or(a, b)	OR d, a, b	
vector signed int	vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long	vector signed long long			
vector float	vector float	vector float			
vector double	vector double	vector double			
vector unsigned char	vector unsigned char	10-bit signed int (literal)	d = si_orbi(a, b)	ORBI d, a, b	
vector signed char	vector signed char		α - 31_0101(α, β)		
vector unsigned char	vector unsigned char	unsigned char	See section "2.2.1. Mapping Intrinsics		
vector signed char	vector signed char	signed char	with Scalar Operands".		
vector unsigned short	vector unsigned short	10-bit signed int (literal)			
vector signed short	vector signed short		$d = si\_orhi(a, b)$	ORHI d, a, b	
vector unsigned short	vector unsigned short	unsigned short	See section "2.2.1.	Mapping Intrinsics	
vector signed short	vector signed short	signed short	with Scalar Operands".		
vector unsigned int	vector unsigned int	10-bit signed int (literal)	d = si ori( = h)	ODI d a b	
vector signed int	vector signed int		d = si_ori(a, b)	ORI d, a, b	
vector unsigned int	vector unsigned int	unsigned int	See section "2.2.1. Mapping Intrinsics		
vector signed int	vector signed int	signed int	with Scalar Operar		



# spu\_orc: vector bit-wise OR with complement

Each bit of vector a is ORed with the complement of the corresponding bit of vector b. The result is returned in the corresponding bit of vector d.

Table 2-60: Vector Bit-Wise OR with Complement

d	а	b	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char		
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int	d = si_orc(a, b)	ORC d,a, b
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

# spu\_orx: OR word across

The four word elements of vector a are logically ORed. The result is returned in word element 0 of vector a. All other elements (1, 2, 3) of a are assigned a value of zero.

Table 2-61: OR Word Elements Across

d	а	Specific Intrinsics	Assembly Mapping
vector unsigned int	vector unsigned int	d = si orx(a)	ORX d, a
vector signed int	vector signed int	α υι_υικ(α)	Orox u, u



# spu\_xor: vector bit-wise exclusive OR

$$d = spu_xor(a, b)$$

Each element of vector a is exclusive- ORed with the corresponding element of vector b. If b is a scalar, the scalar value is first replicated for each element. The result is returned in the corresponding bit of vector a.

Table 2-62: Vector Bit-Wise Exclusive OR

d	а	b	Specific Intrinsics	Assembly Mapping	
vector unsigned char	vector unsigned char	vector unsigned char			
vector signed char	vector signed char	vector signed char			
vector unsigned short	vector unsigned short	vector unsigned short			
vector signed short	vector signed short	vector signed short			
vector unsigned int	vector unsigned int	vector unsigned int	d = si_xor(a, b)	XOR d, a, b	
vector signed int	vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long	vector signed long long			
vector float	vector float	vector float			
vector double	vector double	vector double			
vector unsigned char	vector unsigned char	10-bit signed int	d = si xorbi(a, b)	XORBI d, a, b	
vector signed char	vector signed char	(literal)	u – si_xorbi(a, b)	NONDI d, d, b	
vector unsigned char	vector unsigned char	unsigned char	See section "2.2.1. Mapping Intrinsics		
vector signed char	vector signed char	signed char	with Scalar Opera	nds".	
vector unsigned short	vector unsigned short	10-bit signed int	d = ai varbi(a b)	VODUI d. a. b.	
vector signed short	vector signed short	(literal)	d = si_xorhi(a, b)	XORHI d, a, b	
vector unsigned short	vector unsigned short	unsigned short	See section "2.2.1	. Mapping Intrinsics	
vector signed short	vector signed short	signed short	with Scalar Operands".		
vector unsigned int	vector unsigned int	10-bit signed int	d = 0i ve='(= h)	VODI d. a. b	
vector signed int	vector signed int	(literal)	d = si_xori(a, b)	XORI d, a, b	
vector unsigned int	vector unsigned int	unsigned int		. Mapping Intrinsics	
vector signed int	vector signed int	signed int	with Scalar Opera	nds".	



# 2.10. Shift and Rotate Intrinsics

### spu\_rl: element-wise rotate left by Bits

```
d = spu_rl(a, count)
```

Each element of vector a is rotated left by the number of bits specified by the corresponding element in vector <code>count</code>. Bits rotated out of the left end of the element are rotated in at the right end. A limited number of <code>count</code> bits are used depending on the size of the element. For halfword elements, the 4 least significant bits of <code>count</code> are used. For word elements, the 5 least significant bits of <code>count</code> are used.

The results are returned in the corresponding elements of vector *d*.

Table 2-63: Element-Wise Rotate Left by Bits

d	а	count	Specific Intrinsics	Assembly Mapping	
vector unsigned short	vector unsigned short	vector	d = si roth(a, count)	ROTH d, a, count	
vector signed short	vector signed short	signed short		Norma, a, count	
vector unsigned int	vector unsigned int	vector	d = <b>si_rot</b> (a, count)	DOT d. a. aquint	
vector signed int	vector signed int	signed int	a - 31_101(a, count)	ROT d, a, count	
vector unsigned short	vector unsigned short	7-bit signed	d = si rothi(a, count)	ROTHI d, a, count	
vector signed short	vector signed short	(literal)	a - 31_10till(a, count)		
vector unsigned short	vector unsigned short	int	See section "2.2.1. Mapping Intrinsics with		
vector signed short	vector signed short	III	Scalar Operands".		
vector unsigned int	vector unsigned int	7-bit signed	d = si roti(a, count)	DOTI d. a.	
vector signed int	vector signed int	(literal)	a – si_iou(a, count)	ROTI d, a, count	
vector unsigned int	vector unsigned int	int	See section "2.2.1. Mapping Intrinsics with Scalar Operands".		
vector signed int	vector signed int	Ш			

# spu\_rlmask: element-wise rotate left and mask by bits

```
d = spu_rlmask(a, count)
```

This function uses an element-wise rotate left and mask operation to perform a logical shift right (LSR) by bits of each element of vector a, where count represents the negated value, or values, of the desired corresponding right-shift amounts. (The count parameter can be either a vector or a scalar, as shown in Table 2-64.) For example, if scalar count is -5, each element of a is shifted right by 5 bits. The effect of this function is more precisely shown by the following code:

```
For (each halfword element h in vector a) {
  int bitshift = -count & 0x1F;
```



```
h = (shift & 0x10)? 0: LSR(h,bitshift);
}

For (each word element w in vector a) {
  int bitshift = -count & 0x3F;
  w = (shift & 0x20)? 0: LSR(w,bitshift);
}
```

The results are returned in the corresponding elements of vector d.

Table 2-64: Element-Wise Rotate Left and Mask by Bits

d	а	count	Specific Intrinsics	Assembly Mapping
vector unsigned short	vector unsigned short	vector signed	d = si rothm(a, count)	ROTHM d, a, count
vector signed short	vector signed short	short	a oi_iouiii(a, coaiie)	TO THIN a, a, count
vector unsigned int	vector unsigned int	vector signed	d = si rotm(a, count)	ROTM d. a. count
vector signed int	vector signed int	int	a - Si_loun(a, count)	ROTIVI u, a, count
vector unsigned short	vector unsigned short	7-bit signed int (literal)	d = si_rothmi(a, count)	ROTHMI d, a, count
vector signed short	vector signed short		a - si_louilli(a, count)	
vector unsigned short	vector unsigned short	int	See section "2.2.1. Mapping Intrinsics with	
vector signed short	vector signed short	IIIL	Scalar Operands".	
vector unsigned int	vector unsigned int	7-bit signed	d = si rotmi(a, count)	DOTM I
vector signed int	vector signed int	int (literal)	a - si_louni(a, count)	ROTMI d, a, count
vector unsigned int	vector unsigned int	:4	See section "2.2.1. Mapping Intrinsics with	
vector signed int	vector signed int	int	Scalar Operands".	

### spu\_rlmaska: element-wise rotate left and mask algebraic by bits

```
d = spu rlmaska(a, count)
```

This function uses an element-wise rotate left and mask operation to perform an arithmetical shift right (ASR) of each element of vector a, where count represents the negated value, or values, of the desired corresponding right-shift amounts. (The count parameter can be either a vector or a scalar, as shown in Table 2-65.) For example, if scalar count is -5, each element of a is shifted right by 5 bits. The effect of this function is more precisely shown by the following code:

```
For (each halfword element h in vector a) {
   int bitshift = -count & 0x1F;
   h = (shift & 0x10)? 0: ASR(h,bitshift);
}

For (each word element w in vector a) {
   int bitshift = -count & 0x3F;
```



```
w = (shift & 0x20)? 0: ASR(w,bitshift);
```

The results are returned in the corresponding elements of vector *d*.

Table 2-65: Element-Wise Rotate Left and Mask Algebraic by Bits

d	а	count	Specific Intrinsics	Assembly Mapping	
vector unsigned short	vector unsigned short	vector signed	d = si_rotmah(a,	ROTMAH d, a, count	
vector signed short	vector signed short	Onort			
vector unsigned int	vector unsigned int	vector signed	d = si rotma(a, count)	ROTMA d. a. count	
vector signed int	vector signed int	int	a – Si_iouna(a, count)	NOTIVIA u, a, count	
vector unsigned short	vector unsigned short	7-bit signed	d = si_rotmahi(a,	ROTMAHI d, a, count	
vector signed short	vector signed short	(literal)	Count		
vector unsigned short	vector unsigned short	int	See section "2.2.1. Mapping Intrinsics		
vector signed short	vector signed short		Operands".		
vector unsigned int	vector unsigned int	7-bit signed	d = si_rotmai(a, count)	DOTMALL	
vector signed int	vector signed int	(literal)	a – si_tourian(a, count)	ROTMAI d, a, count	
vector unsigned int	vector unsigned int	int	See section "2.2.1. Mapping Intrinsics with Scalar		
vector signed int	vector signed int	ПК	Operands".		

### spu\_rlmaskqw: rotate left and mask quadword by bits

```
d = spu rlmaskqw(a, count)
```

This function uses a rotate and mask quadword by bits operation to perform a quadword logical shift right (LSR) of up to 7 bits, where *count* represents the negated value of the desired right-shift amount. For example, if *count* is – 5, vector *a* is shifted right by 5 bits. The effect of this function is more precisely shown by the following code:

```
qword spu_rlmaskqw(qword a, int count)
{   int bitshift = -count & 0x7;
   return LSR(a,bitshift);
}
```

The resulting quadword is returned in vector d.

Table 2-66: Rotate Left and Mask Quadword by Bits

d	а	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	int	d = si_rotqmbii(a, count)	ROTQMBII d, a, count



d	а	count	Specific Intrinsics	Assembly Mapping		
vector signed char	vector signed char	(literal	(count = 7-bit immediate)			
vector unsigned short	vector unsigned short					
vector signed short	vector signed short					
vector unsigned int	vector unsigned int					
vector signed int	vector signed int					
vector unsigned long long	vector unsigned long long					
vector signed long long	vector signed long long					
vector float	vector float					
vector double	vector double	_				
vector unsigned char	vector unsigned char					
vector signed char	vector signed char		_	_		
vector unsigned short	vector unsigned short					
vector signed short	vector signed short	int				
vector unsigned int	vector unsigned int	(non- literal)	d = si_rot qmbi(a, count)	ROTQMBI d, a, count		
vector signed int	vector signed int					
vector unsigned long long	vector unsigned long long	-				
vector signed long long	vector signed long long					
vector float	vector float					
vector double	vector double					

### spu\_rlmaskqwbyte: rotate left and mask quadword by bytes

```
d = spu rlmaskqwbyte(a, count)
```

This function uses a rotate and mask quadword by bytes operation to perform a quadword logical shift right (LSR) by bytes, where <code>count</code> represents the negated value of the desired byte right-shift amount. For example, if <code>count</code> is –5, vector <code>a</code> is shifted right by 5 bytes. The effect of this function is more precisely shown by the following code:

```
qword spu_rlmaskqwbyte(qword a, int count)
{  int bitshift = (-count << 3) & 0xF8;
  return LSR(a,bitshift);
}</pre>
```

The resulting quadword is returned in vector d.



Table 2-67: Rotate Left and Mask Quadword by Bytes

d	а	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char			
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	int	d = si_rotqmbyi(a, count) (count = 7-bit	ROTQMBYI d, a,
vector signed int	vector signed int	(literal)	immediate)	b
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char			
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	int (non-	<pre>d = si_rotqmby(a, count)</pre>	ROTQMBY d, a, b
vector signed int	vector signed int	literal)	County	
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

# spu\_rlmaskqwbytebc: rotate left and mask quadword by bytes from bit shift count

d = spu\_rlmaskqwbytebc(a, count)

This function uses a rotate and mask quadword by bytes from bit shift count operation to perform a quadword logical shift right (LSR) by bytes, where bits 24-28 of count represent the negated value of the desired byte right-shift amount. For example, if the bit shift count is -10, vector a is shifted right by 2 bytes. The effect of this function is more precisely shown by the following code:

qword spu\_rlmaskqwbytebc(qword a, int count)



```
{ int bitshift = -(count & 0xF8) & 0xF8;
  return LSR(a,bitshift);
}
```

The resulting quadword is returned in vector *d*.

**Programming Note:** The following example code shows typical usage of this function; it computes a vector d that is the value of vector a logically shifted right by n bits:

```
d = spu_rlmaskqwbytebc(a,7-n);
d = spu_rlmaskqw(d,-n);
```

Table 2-68: Rotate Left and Mask Quadword by Bytes from Bit Shift Count

d	а	count	Specific Intrinsics	Assembly Mapping	
vector unsigned char	vector unsigned char				
vector signed char	vector signed char				
vector unsigned short	vector unsigned short	int			
vector signed short	vector signed short				
vector unsigned int	vector unsigned int		d = si_rotqmbybi(a, count)	ROTQMBYBI d, a, b	
vector signed int	vector signed int				
vector unsigned long long	vector unsigned long long				
vector signed long long	vector signed long long				
vector float	vector float				
vector double	vector double				

# spu\_rlqw: rotate quadword left by bits

```
d = spu_rlqw(a, count)
```

Vector a is rotated to the left by the number of bits specified by the 3 least significant bits of count. Bits rotated out of the left end of the vector are rotated in on the right. The result is returned in vector d.

Table 2-69: Rotate Quadword Left by Bits

d	а	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	int (literal)	d = si_rotqbii(a, count) (count = 7-bit immediate)	ROTQBII d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			



d	а	count	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char			
vector signed char	vector signed char			
vector unsigned short	vector unsigned short		d = si_rotqbi(a, count)	ROTQBI d, a, count
vector signed short	vector signed short	int (non- literal)		
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

# spu\_rlqwbyte: quadword rotate left by bytes

d = spu\_rlqwbyte(a, count)

Vector *a* is rotated to the left by the number of bytes specified by the 4 least significant bits of *count*. Bytes rotated out of the left end of the vector are rotated in on the right. The result is returned in vector *d*.

Table 2-70:Quadword Rotate Left by Bytes

d	а	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	int (literal	d = si_rotqbyi(a, count) (count = 7-bit immediate)	ROTQBYI d, a, count
vector signed char	vector signed char	)		
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			



d	а	count	Specific Intrinsics	Assembly Mapping
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char			
vector signed char	vector signed char		d = si_rotqby(a, count)	ROTQBY d, a, count
vector unsigned short	vector unsigned short	int (non-		
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int	literal)		
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

# spu\_rlqwbytebc: rotate left quadword by bytes from bit shift count

d = spu\_rlqwbytebc(a, count)

Vector a is rotated to the left by the number of bytes specified by bits 24-28 of count. Bytes rotated out of the left end of the vector are rotated in at the right. The result is returned in vector d.

Table 2-71: Rotate Left Quadword by Bytes from Bit Shift Count

d	а	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char	int	d = si_rotqbybi(a, count)	ROTQBYBI d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			



d	а	count	Specific Intrinsics	Assembly Mapping
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

# spu\_sl: element-wise shift left by bits

d = spu sl(a, count)

Each element of vector a is shifted left by the number of bits specified by the corresponding element in vector count. If count is a scalar, the scalar value is first replicated for each element, and then a is shifted.

Bits shifted out of the left end of the element are discarded, and zeros are shifted in at the right. A limited number of <code>count</code> bits are used depending on the size of the element. For halfword elements, the 5 least significant bits of <code>count</code> are used, and for word elements, the 6 least significant bits are used. The result is returned in the corresponding bit of vector <code>d</code>.

Table 2-72: Element-Wise Shift Left by Bits

d	а	count	Specific Intrinsics	Assembly Mapping	
vector unsigned short	vector unsigned short	vector unsigned	d = si shlh(a, count)	SHLH d, a, count	
vector signed short	vector signed short	short	a – 31_31111(a, count)	Official diagram	
vector unsigned int	vector unsigned int	vector	d = si_shl(a, count)	SHI d a count	
vector signed int	vector signed int	unsigned int	a - si_siii(a, count)	SHL d, a, count	
vector unsigned short	vector unsigned short	7-bit unsigned int	d = si_shlhi(a, count)	SHLHI d, a, count	
vector signed short	vector signed short	(literal)			
vector unsigned short	vector unsigned short	unsigned int	See section "2.2.1. Mapping Intrinsics with Scalar Operands".		
vector signed short	vector signed short	unsigned int			
vector unsigned int	vector unsigned int	7-bit unsigned int	d = si shli(a, count)	SHLI d, a, count	
vector signed int	vector signed int	(literal)	a - si_siii(a, count)		
vector unsigned int	vector unsigned int	unsigned int	See section "2.2.1. Mag	oping Intrinsics with	
vector signed int	vector signed int	unsigned int	Scalar Operands".		



# spu\_slqw: shift quadword left by bits

d = spu\_slqw(a, count)

Vector *a* is shifted left by the number of bits specified by the 3 least significant bits of *count*. Bits shifted out of the left end of the vector are discarded, and zeros are shifted in at the right. The result is returned in vector *d*.

Table 2-73: Shift Quadword Left by Bits

d	а	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char			
vector signed char	vector signed char	unsigned int		
vector unsigned short	vector unsigned short			
vector signed short	vector signed short		d = si shlqbii(a,	
vector unsigned int	vector unsigned int		count) (count = 7-bit	SHLQBII d, a, count
vector signed int	vector signed int	(literal)	immediate)	
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char			SHLQBI d, a, count
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	unsigned int	d = si_shlqbi(a, count)	
vector signed int	vector signed int	(non-literal)		
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			



# spu\_slqwbyte: shift left quadword by bytes

d = spu\_slqwbyte(a, count)

Vector *a* is shifted left by the number of bytes specified by the 5 least significant bits of *count*. Bytes shifted out of the left end of the vector are discarded, and zeros are shifted in at the right. The result is returned in vector *d*.

Table 2-74: Shift Left Quadword by Bytes

d	а	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char			
vector signed char	vector signed char	unsigned		
vector unsigned short	vector unsigned short			
vector signed short	vector signed short		$d = si_shlqbyi(a,$	
vector unsigned int	vector unsigned int		count) (count = <b>7-bit</b>	SHLQBYI d, a, count
vector signed int	vector signed int	(literal)	immediate)	
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char			
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short	unsigned		
vector unsigned int	vector unsigned int	int (non-	d = si_shlqby(a, count)	SHLQBY d, a, count
vector signed int	vector signed int	literal)		
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			



# spu\_slqwbytebc: shift left quadword by bytes from bit shift count

d = spu\_slqwbytebc(a, count)

Vector a is shifted left by the number of bytes specified by bits 24-28 of count. Bytes shifted out of the left end of the vector are discarded, and zeros are shifted in at the right. The result is returned in vector d.

Table 2-75: Shift Left Quadword by Bytes from Bit Shift Count

d	а	count	Specific Intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char			
vector signed char	vector signed char	unsigne d int		
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int		d = si_shlqbybi(a, count)	SHLQBYBI d, a, count
vector signed int	vector signed int		County	Count
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

# 2.11. Control Intrinsics

### spu\_idisable: disable interrupts

(void) spu\_idisable()

Asynchronous interrupts are disabled.

**Programming Note:** This intrinsic is considered volatile with respect to all other instructions; thus, the BID instruction will not be reordered with any other instructions.

Table 2-76: Disable Interrupts

Specific Intrinsics	Assembly Mapping	
N/A	<pre>ILA t, next_inst BID t next inst:</pre>	



### spu\_ienable: enable interrupts

(void) spu\_ienable()

Asynchronous interrupts are enabled.

**Programming Note:** This intrinsic is considered volatile with respect to all other instructions; thus, the BIE instruction will not be reordered with any other instructions.

Table 2-77: Enable Interrupts

Specific Intrinsics	Assembly Mapping	
N/A	<pre>ILA t, next_inst BIE t next_inst:</pre>	

# spu\_mffpscr: move from floating-point status and control register

d = spu mffpscr()

The floating-point status and control register (FPSCR) Special Purpose Register is read, and the contents are returned in *d*. Unused bits of the FPSCR are forced to zero.

**Programming Note:** This intrinsic is considered volatile with respect to the floating-point instructions and will not be reordered with respect to these instructions. The floating-point instructions include: cflts, cfltu, csflt, cuflt, dfa, dfm, dfma, dfms, dfnma, dfnms, dfs, fa, fceq, fcgt, fcmeq, fcmgt, fesd, fi, fm, fma, fms, fnms, frds, frest, frsqest, and fscrwr.

Table 2-78: Move from Floating-Point Status and Control Register

d	Specific Intrinsics	Assembly Mapping
vector unsigned int	d = si_fscrrd()	FSCRRD d

### spu\_mfspr: move from special purpose register

d = spu mfspr(register)

The Special Purpose Register specified by enumeration constant register is read, and the contents are returned in d.

Table 2-79: Move from Special Purpose Register

d	register	Specific Intrinsics	Assembly Mapping
unsigned int	enumeration	<pre>d = si_to_uint(si_mfspr(register))</pre>	MFSPR d, register



## spu\_mtfpscr: move to floating-point status and control register

(void) spu\_mtfpscr(a)

The argument *a* is written to the floating-point status and control register (FPSCR).

Programming Note: This intrinsic is considered volatile with respect to the floating-point instructions, and it will not be reordered with respect to these instructions.

Table 2-80: Move to Floating-Point Status and Control Register

а	Specific Intrinsics	Assembly Mapping
vector unsigned int	si_fscrwr(a)	FSCRWR rt <sup>1</sup> , a

<sup>&</sup>lt;sup>1</sup>The false target parameter rt is optimally chosen depending on register usage of neighboring instructions.

### spu mtspr: move to special purpose register

(void) spu mtspr(register, a)

The argument a is written to the Special Purpose Register specified by the enumeration constant register.

Table 2-81: Move to Special Purpose Register

register	а	Specific Intrinsics	Assembly Mapping
enumeration	unsigned int	<pre>si_mtspr(register, si_from_uint(a))</pre>	MTSPR register, a

### spu\_dsync: synchronize data

(void) spu dsync()

All earlier store instructions are forced to complete before proceeding. This function ensures that all stores to local storage are visible to the MFC or PPU.

Programming Note: This intrinsic is considered volatile with respect to the store and MFC write instructions, and it will not be reordered with respect to these instructions. The store and MFC instructions include: stga, stgd, stgr, stqx, and wrch.

Table 2-82: Synchronize Data

Specific Intrinsics	Assembly Mapping
si_dsync()	DSYNC

### spu\_stop: stop and signal

(void) spu stop(type)

Execution of the SPU program is stopped. The address of the stop instruction is placed into the least significant bits of the SPU NPC register. The signal type is written to the SPU status register, and the PPU is interrupted.

Programming Note: This intrinsic is considered volatile with respect to all instructions, and it will not be reordered with any other instructions.

Table 2-83: Stop and Signal

Specific Intrinsics	type	Assembly Mapping
si_stop(type)	unsigned int (14-bit literal)	STOP type



## spu\_sync: synchronize

```
(void) spu_sync()
(void) spu_sync_c()
```

The processor waits until all pending store instructions have been completed before fetching the next sequential instruction. The <code>spu\_sync\_c</code> form of the intrinsic also performs channel synchronization prior to the instruction synchronization. This operation must be used following a store instruction that modifies the instruction stream.

**Programming Note:** These synchronization intrinsics are considered volatile with respect to all instructions, and they will not be reordered with any other instructions.

Table 2-84: Synchronize

Generic Intrinsic Form	Specific Intrinsics	Assembly Mapping
spu_sync	si_sync()	SYNC
spu_sync_c	si_syncc()	SYNCC

## 2.12. Channel Control Intrinsics

The channel control intrinsics each take a *channel* number as an input. Channel numbers are literal unsigned integer values in the range from 0 to 127. Table 2-85 and Table 2-86 show the respective SPU and MFC channel numbers and their associated mnemonics. For additional details on the channels, see *Cell Broadband Engine Architecture*.

**Programming Note:** The channel intrinsics must never be reordered with respect to other channel commands or volatile local-storage memory accesses.

Table 2-85: SPU Channel Numbers<sup>1</sup>

Channel Number	Mnemonic	Description
0	SPU_RdEventStat	Read event status with mask applied.
1	SPU_WrEventMask	Write event status mask.
2	SPU_WrEventAck	Write End of event processing.
3	SPU_RdSigNotify1	Signal notification 1.
4	SPU_RdSigNotify2	Signal notification 2.
7	SPU_WrDec	Write decrementer count.
8	SPU_RdDec	Read decrementer count.
11	SPU_RdEventStatMas k	Read event status mask.
13	SPU_RdMachStat	Read SPU run status.
14	SPU_WrSRR0	Write SPU machine state save/restore register 0 (SRR0).
15	SPU_RdSRR0	Read SPU machine state save/restore register 0 (SRR0).
28	SPU_WrOutMbox	Write outbound mailbox contents.
29	SPU_RdInMbox	Read inbound mailbox contents.
30	SPU_WrOutIntrMbox	Write outbound interrupt mailbox contents (interrupting PPU).

<sup>&</sup>lt;sup>1</sup> Channel enumerants are defined in spu intrinsics.h.



Table 2-86: MFC Channel Numbers<sup>1</sup>

Channel Number	Mnemonic	Description
9	MFC_WrMSSyncReq	Write multisource synchronization request.
12	MFC_RdTagMask	Read tag mask.
16	MFC_LSA	Write local memory address command parameter.
17	MFC_EAH	Write high order DMA effective address command parameter.
18	MFC_EAL	Write low order DMA effective address command parameter.
19	MFC_Size	Write DMA transfer size command parameter.
20	MFC_TagID	Write tag identifier command parameter.
21	MFC_Cmd	Write and enqueue DMA command with associated class ID.
22	MFC_WrTagMask	Write tag mask.
23	MFC_WrTagUpdate	Write request for conditional/unconditional tag status update.
24	MFC_RdTagStat	Read tag status with mask applied.
25	MFC_RdListStallStat	Read DMA list stall-and-notify status.
26	MFC_WrListStallAck	Write DMA list stall-and-notify acknowledge.
27	MFC_RdAtomicStat	Read completion status of last completed immediate MFC atomic update command.

<sup>&</sup>lt;sup>1</sup> The MFC channels are only valid for SPUs within a CBEA-compliant system. MFC channel enumerants are defined in spu\_intrinsics.h.

## spu\_readch: read word channel

d = spu readch(channel)

The word channel that is specified by channel is read, and the contents are placed in d. If the channel does not exist, a value of zero is returned.

Table 2-87: Read Word Channel

d	channel	Specific Intrinsics	Assembly Mapping
unsigned int	enumeration	<pre>d = si_to_uint(si_rdch(channel))</pre>	RDCH d, channel

## spu\_readchqw: read quadword channel

d = spu readchqw(channel)

The quadword channel that is specified by *channel* is read, and the contents are placed in vector *d*. If the channel does not exist, a value of zero is returned.

Table 2-88: Read Quadword Channel

d	channel	Specific Intrinsics	Assembly Mapping
vector unsigned int	enumeration	d = si_rdch(channel)	RDCH d, channel



## spu\_readchcnt: read channel count

d = spu readchcnt(channel)

A Read Count operation is performed on the channel that is specified by <code>channel</code>, and the count is placed in <code>d</code>. If the channel does not exist, a value of zero is returned in <code>d</code>.

Table 2-89: Read Channel Count

С	channel	Specific Intrinsics	Assembly Mapping
unsigned int	enumeration	d = si_rchcnt(channel)	RCHCNT d, channel

#### spu\_writech: write word channel

(void) spu writech (channel, a)

The contents of scalar *a* are written to the channel that is specified by the enumeration constant *channel*.

Table 2-90: Write Word Channel

channel	а	Specific Intrinsics	Assembly Mapping
enumeration	int	<pre>si_wrch(channel, si_from_int(a))</pre>	WRCH channel, a
	unsigned int	<pre>si_wrch(channel, si_from_uint(a))</pre>	WINGIT CHAINIEI, a

### spu\_writechqw: write quadword channel

(void) spu\_writechqw(channel, a)

The contents of vector a are written to the channel that is specified by the enumeration constant channel.

Table 2-91: Write Quadword Channel

channel	а	Specific Intrinsics	Assembly Mapping	
	vector unsigned char			
	vector signed char			
	vector unsigned short			
	vector signed short			
	vector unsigned int		WRCH channel, a	
enumeration	vector signed int	<pre>si_wrch(channel, a)</pre>		
	vector unsigned long long			
	vector signed long long			
	vector float			
	vector double			

## 2.13. Scalar Intrinsics

All of the previous intrinsic functions perform operations only on vector data types. This section describes special utility intrinsics that allow programmers to efficiently coerce scalars to vectors, or vectors to scalars. With the aid of these intrinsics, programmers can use intrinsic functions to perform operations between vectors and scalars without



having to revert to assembly language. This is especially important when there is a need is to perform an operation that cannot be conveniently expressed in C, such as shuffling bytes.

### spu\_extract: extract vector element from vector

d = spu\_extract(a, element)

The element that is specified by <code>element</code> is extracted from vector <code>a</code> and returned in <code>d</code>. Depending on the size of the element, only a limited number of the least significant bits of the <code>element</code> index are used. For 1-, 2-, 4-, and 8-byte elements, only 4, 3, 2, and 1 of the least significant bits of the element index are used, respectively.

Table 2-92: Extract Vector Element from the Specified Element

d	а	element	Specific Intrinsics	Assembly Mapping <sup>1</sup>
unsigned char	vector unsigned char		N/A	ROTQBY d, a, element ROTMI d, d, -24
signed char	vector signed char		N/A	ROTQBY d, a, element ROTMAI d, d, -24
unsigned short	vector unsigned short		N/A	SHLI t, element, 1 ROTQBY d, a, t ROTMI d, d, -16
signed short	vector signed short		N/A	SHLI t, element, 1 ROTQBY d, a, t ROTMAI d, d, -16
unsigned int	vector unsigned int	int (non-literal)	N/A	SHLI t, element, 2 ROTQBY d, a, t
signed int	vector signed int		N/A	SHLI t, element, 2 ROTQBY d, a, t
unsigned long long	vector unsigned long long		N/A	SHLI t, element, 3 ROTQBY d, a, t
signed long long	vector signed long long		N/A	SHLI t, element, 3 ROTQBY d, a, t
float	vector float		N/A	SHLI t, element, 2 ROTQBY d, a, t
double	vector double		N/A	SHLI t, element, 3 ROTQBY d, a, t
unsigned char	vector unsigned char	int	N/A	ROTQBYI d, a, element-
signed char	vector signed char	(literal)	N/A	3
unsigned short	vector unsigned short		N/A	ROTQBYI d, a,
signed short	vector signed short		N/A	2*(element-1)
unsigned int	vector unsigned int		N/A	ROTQBYI d, a,
signed int	vector signed int		N/A	4*element
unsigned long long	vector unsigned long long		N/A	ROTQBYI d, a, 8*element



d	а	element	Specific Intrinsics	Assembly Mapping <sup>1</sup>
signed long long	vector signed long long		N/A	
float	vector float		N/A	ROTQBYI d, a, 4*element
double	vector double		N/A	ROTQBYI d, a, 8*element

<sup>&</sup>lt;sup>1</sup> If the specified element is a known value (literal) and specifies the preferred (scalar) element, no instructions are produced. For 1 byte elements, the scalar element is 3. For 2 byte elements, the scalar element is 1. For 4 and 8 byte elements, the scalar element is 0. Sign extension may still be performed if a subsequent operation requires the resulting scalar to be cast to a larger data type. This sign extension may be deferred until the subsequent operation.

### spu\_insert: insert scalar into specified vector element

d = spu\_insert(a, b, element)

Scalar a is inserted into the element of vector b that is specified by the <code>element</code> parameter, and the modified vector is returned. All other elements of b are unmodified. Depending on the size of the element, only a limited number of the least significant bits of the <code>element</code> index are used. For 1-, 2-, 4-, and 8-byte elements, only 4, 3, 2, and 1 of the least significant bits of the <code>element</code> index are used, respectively.

Table 2-93: Insert Scalar into Specified Vector Element

d	а	b	element	Specific Intrinsics	Assembly Mapping <sup>1</sup>
vector unsigned char	unsigned char	vector unsigned char		N/A	CBD t, 0(element)
vector signed char	signed char	vector signed char		N/A	SHUFB d, a, b, t
vector unsigned short	unsigned short	vector unsigned short		N/A	SHLI t, element, 1 CHD t, 0(t)
vector signed short	signed short	vector signed short		N/A	SHUFB d, a, b, t
vector unsigned int	unsigned int	vector unsigned int	int (non-literal)	N/A	SHLI t, element, 2
vector signed int	signed int	vector signed int	(HOH-literal)	N/A	CWD t, 0(t) SHUFB d, a, b, t
vector float	float	vector float		N/A	
vector unsigned long long	unsigned long long	vector unsigned long long		N/A	SHLI t, element, 3
vector signed long long	signed long long	vector signed long long		N/A	CDD t, 0(t) SHUFB d, a, b, t
vector double	double	vector double	-	N/A	
vector unsigned char	unsigned char	vector unsigned char	int (literal)	N/A	LQD pat, CONST AREA
vector signed char	signed char	vector signed char		N/A	SHUFB d, a, b, pat
vector unsigned short	unsigned short	vector unsigned short		N/A	LQD pat, CONST AREA
vector signed short	signed short	vector signed short		N/A	SHUFB d, a, b, pat
vector unsigned int	unsigned int	vector unsigned int		N/A	LQD pat, CONST_AREA



d	а	b	element	Specific Intrinsics	Assembly Mapping <sup>1</sup>
vector signed int	signed int	vector signed int		N/A	SHUFB d, a, b, pat
vector float	float	vector float		N/A	
vector unsigned long long	unsigned long long	vector unsigned long long		N/A	LQD pat,
vector signed long long	signed long long	vector signed long long		N/A	CONST_AREA SHUFB d, a, b, pat
vector double	double	vector double		N/A	

<sup>&</sup>lt;sup>1</sup> If the specified element is a known value (literal), a shuffle pattern can be loaded from the constant area. The contents of the pattern depend on the size of the element and the element being replaced.

## spu\_promote: promote scalar to a vector

d = spu\_promote(a, element)

Scalar a is promoted to a vector containing a in the element that is specified by the element parameter, and the vector is returned in d. All other elements of the vector are undefined. Depending on the size of the element/scalar, only a limited number of the least significant bits of the element index are used. For 1-, 2-, 4-, and 8-byte elements, only 4, 3, 2, and 1 of the least significant bits of the element index are used, respectively.

Table 2-94: Promote Scalar to Vector

d	а	element	Specific Intrinsics	Assembly Mapping <sup>1</sup>
vector unsigned char	unsigned char		N/A	SFI t, element, 3
vector signed char	signed char		N/A	ROTQBY d, a, t
vector unsigned short	unsigned short		N/A	SFI t, element, 1 SHLI t, t, 1
vector signed short	signed short	int	N/A	ROTQBY d, a, t
vector unsigned int	unsigned int	(non- literal)	N/A	SFI t, element, 0
vector signed int	signed int	into any	N/A	SHLI t, t, 2 ROTQBY d, a, t
vector float	float		N/A	NOTQDT u, a, t
vector unsigned long long	unsigned long long		N/A	
vector signed long long	signed long long	1	N/A	SHLI t, element, 3 ROTQBY d, a, t
vector double	double		N/A	-
vector unsigned char	unsigned char	int (literal)	N/A	POTOPYI d. a. (2 alamant)
vector signed char	signed char		N/A	ROTQBYI d, a, (3-element)
vector unsigned short	unsigned short		N/A	ROTQBYI d, a, 2*(1-
vector signed short	signed short		N/A	element)
vector unsigned int	unsigned int		N/A	ROTQBYI d, a, -4*element
vector signed int	signed int		N/A	



d	а	element	Specific Intrinsics	Assembly Mapping <sup>1</sup>
vector float	float		N/A	
vector unsigned long long	unsigned long long		N/A	
vector signed long long	signed long long		N/A	ROTQBYI d, a, -8*element
vector double	double		N/A	

<sup>&</sup>lt;sup>1</sup> If the specified element is of known value (literal) and specifies the preferred (scalar) element, no instructions are produced. For 1 byte elements, the scalar element is 3. For 2 byte elements, the scalar element is 1. For 4 and 8 byte elements, the scalar element is 0.



# 3. Composite Intrinsics

This chapter describes several composite intrinsics that have practical use for a wide variety of SPU programs. Composite intrinsics are those intrinsics that can be constructed from a series of low-level intrinsics. In this context, "low-level" means generic or specific. Because of the complexity of these operations, frequency of use, and scheduling constraints, the particular services are provided as intrinsics.

Composite intrinsics are DMA intrinsics. The DMA intrinsics rely heavily on the channel control intrinsics.

## spu\_mfcdma32: initiate DMA to/from 32-bit effective address

```
spu mfcdma32(ls, ea, size, tagid, cmd)
```

A DMA transfer of size bytes is initiated from local to system memory or from system memory to local storage. The effective address that is specified by ea is a 32-bit virtual memory address. The local-storage address is specified by the ls parameter. The DMA request is issued using the specified tagid. The type and direction of DMA, bandwidth reservation, and class ID are encoded in the cmd parameter. For additional details about the commands and restrictions on the size of supported DMA operations, see *Cell Broadband Engine Architecture*.

Table 3-95: Initiate DMA to/from 32-Bit Effective Address

Is	ea	size	tagid	cmd	Assembly Mapping
volatile	unsigned	unsigned	unsigned	unsigned	spu_writech(MFC_LSA, 1s) spu_writech(MFC_EAL, ea) spu_writech(MFC_Size, size) spu_writech(MFC_TagID, tagid) spu_writech(MFC_Cmd, cmd)
void *	int	int	int	int	

### spu\_mfcdma64: initiate DMA to/from 64-bit effective address

```
spu_mfcdma64(ls, eahi, ealow, size, tagid, cmd)
```

A DMA transfer of size bytes is initiated from local to system memory or from system memory to local storage. The effective address that is specified by the concatenation of eahi and ealow is a 64-bit virtual memory address. The local-storage address is specified by the ls parameter. The DMA request is issued using the specified tagid. The type and direction of DMA, bandwidth reservation, and class ID are encoded in the cmd parameter. For additional details about the commands and restrictions on the size of supported DMA operations, see *Cell Broadband Engine Architecture*.

Table 3-96: Initiate DMA to/from 64-Bit Effective Address

Is	eahi	ealow	size	tagid	cmd	Assembly Mapping
volatile	unsigned	unsigned	unsigned	unsigned	unsigned	spu_writech(MFC_LSA, 1s) spu_writech(MFC_EAH, eahi) spu_writech(MFC_EAL, ealow) spu_writech(MFC_Size, size) spu_writech(MFC_TagID, tagid) spu_writech(MFC_CMD, cmd)
void *	int	int	int	int	int	



## spu\_mfcstat: read MFC tag status

d = spu\_mfcstat(type)

The current MFC tag status is read and logically ANDed with the current tag mask, and the result is returned in d. The type of read to be performed is specified by the type parameter. If the type is 0, the function reads and immediately returns the current MFC tag status. If the type is 1, the function reads and blocks for any outstanding MFC tags to complete, and if the type is 2, the function reads and blocks for all outstanding MFC tags to complete.

Table 3-97: Read MFC Tag Status

d	type	Assembly Mapping
unsigned int	unsigned int	spu_writech(MFC_WrTagUpdate, type) d = spu_readch(MFC_RdTagStat)



# **Programming Support for MFC Input and Output**

Several MFC utility functions are described in this chapter. These functions may be provided as a programming convenience; none of them is required. The functions that are described can be implemented either as macro definitions or as built-in functions within the compiler. To access these functions, programmers must include the header file spu mfcio.h.

For each function listed in the sections below, the function usage is shown, followed by a brief description and the function implementation.

### 3.1. Structures

A principal data structure is the MFC List DMA. The elements in this list are described below.

#### mfc\_list\_element: DMA List element for MFC List DMA

```
typedef struct mfc_list_element {
  uint64_t notify : 1;
  uint64_t reserved : 15;
  uint64_t size: 16;
  uint64_t eal : 32;
} mfc_list_element_t;
```

The  $mfc_list_element$  is an element in the array MFC List DMA. The structure is comprised of several bit-fields: notify is the stall-and-notify bit, reserved is set to zero. size is the list element transfer size, and eal is the low word of the 64-bit effective address.

## 3.2. Effective Address Utilities

A frequent requirement for MFC programming is to manipulate effective addresses. This section describes several functions for performing the most common operations.

### mfc\_ea2h: extract higher 32 bits from effective address

```
(uint32 t) mfc ea2h(uint64 t ea)
```

The higher 32 bits are extracted from the 64-bit effective address ea.

Implementation

```
(uint32 t) ((uint64 t) (ea) >> 32)
```

### mfc\_ea2l: extract lower 32 bits from effective address

```
(uint32 t) mfc ea21(uint64 t ea)
```

The lower 32 bits are extracted from the 64-bit effective address ea.

Implementation

```
(uint32_t) (ea)
```

#### mfc hl2ea: concatenate higher 32 bits and lower 32 bits

```
(uint64_t) mfc_hl2ea(uint32_t high, uint32_t low)
```

The higher 32 bits of a 64-bit address high and the lower 32 bits low are concatenated.



### Implementation

#### mfc\_ceil128: round up value to next multiple of 128

```
(uint32_t) mfc_ceil128(uint32_t value)
(uint64_t) mfc_ceil128(uint64_t value)
(uintptr t) mfc ceil128(uintptr t value)
```

The argument *value* is rounded to the next higher multiple of 128.

#### Implementation

```
(value + 127) & ~127
```

#### Example

```
volatile char buf[256];
volatile void *ptr = (volatile void*)mfc_ceil128((uintptr_t)buf);
```

## 3.3. MFC DMA Commands

This section describes functions that implement the various MFC DMA commands. See the *Cell Broadband Engine Architecture* for a description of the DMA commands, including restrictions on the size of the supported operations.

MFC DMA command mnemonics are listed in Table 0-98.

Table 0-98: MFC DMA Command Mnemonics<sup>1</sup>

Mnemonic	Opcode	Command
MFC_PUT_CMD	0x0020	put
MFC_PUTB_CMD	0x0021	putb
MFC_PUTF_CMD	0x0022	putf
MFC_GET_CMD	0x0040	get
MFC_GETB_CMD	0x0041	getb
MFC_GETF_CMD	0x0042	getf

<sup>&</sup>lt;sup>1</sup> MFC command enumerants are defined in spu\_mfcio.h.

## mfc\_put: move data from local storage to effective address

```
(void) mfc_put(volatile void *ls, uint64_t ea, uint32_t size, uint32_t tag,
      uint32_t tid, uint32_t rid)
```

Data is moved from local storage to system memory. The arguments to this function correspond to the arguments of the  $spu_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, size is the DMA transfer size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier.

## Implementation

#### mfc\_putb: move data from local storage to effective address with barrier

```
(void) mfc_putb(volatile void *ls, uint64_t ea, uint32_t size, uint32_t tag,
     uint32_t tid, uint32_t rid)
```



Data is moved from local storage to system memory. The arguments to this function correspond to the arguments of the  $spu\_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, size is the DMA transfer size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Instructions in this command are locally ordered with respect to all previously issued commands within the same tag group and command queue and all subsequently issued commands to the same command queue with the same tag.

#### Implementation

### mfc\_putf: move data from local storage to effective address with fence

```
(void) mfc_putf(volatile void *ls, uint64_t ea, uint32_t size, uint32_t tag,
     uint32_t tid, uint32_t rid)
```

Data is moved from local storage to system memory. The arguments to this function correspond to the arguments of the  $spu\_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, size is the DMA transfer size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Instructions in this command are locally ordered with respect to all previously issued commands within the same tag group and command queue.

#### Implementation

#### mfc get: move data from effective address to local storage

```
(void) mfc_get(volatile void *ls, uint64_t ea, uint32_t size, uint32_t tag,
      uint32 t tid, uint32 t rid)
```

Data is moved from system memory to local storage. The arguments to this function correspond to the arguments of the  $spu_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, size is the DMA transfer size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier.

#### Implementation

## mfc\_getf: move data from effective address to local storage with fence

```
(void) mfc_getf(volatile void *ls, uint64_t ea, uint32_t size, uint32_t tag,
     uint32_t tid, uint32_t rid)
```

Data is moved from system memory to local storage. The arguments to this function correspond to the arguments of the  $spu\_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, size is the DMA transfer size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Instructions in this command are locally ordered with respect to all previously issued commands within the same tag group and command queue.

#### Implementation

### mfc\_getb: move data from effective address to local storage with barrier

```
(void) mfc_getb (volatile void *ls, uint64_t ea, uint32_t size, uint32_t tag,
      uint32 t tid, uint32 t rid)
```



Data is moved from system memory to local storage. The arguments to this function correspond to the arguments of the  $spu\_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, size is the DMA transfer size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Instructions in this command are locally ordered with respect to all previously issued commands within the same tag group and command queue and all subsequently issued commands to the same command queue with the same tag.

Implementation

### 3.4. MFC List DMA Commands

This section describes utility functions that can be used to manage the MFC List DMA. See the *Cell Broadband Engine Architecture for* a description of the DMA commands, including restrictions on the size of the supported operations.

MFC List DMA command mnemonics are listed in Table 0-99.

Table 0-99: MFC List DMA Command Mnemonics<sup>1</sup>

Mnemonic	Opcode	Command
MFC_PUTL_CMD	0x0024	putl
MFC_PUTLB_CMD	0x0025	putlb
MFC_PUTLF_CMD	0x0026	putlf
MFC_GETL_CMD	0x0044	getl
MFC_GETLB_CMD	0x0045	getlb
MFC_GETLF_CMD	0x0046	getlf

<sup>&</sup>lt;sup>1</sup> MFC command enumerants are defined in spu mfcio.h.

## mfc\_putl: move data from local storage to effective address using MFC list

```
(void) mfc_putl(volatile void *ls, uint64_t ea, mfc_list_element_t *list,
      uint32_t list_size, uint32_t tag, uint32_t tid, uint32_t rid)
```

Data is moved from local storage to system memory using the MFC list. The arguments to this function correspond to the arguments of the  $spu\_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, list is the DMA list address,  $list\_size$  is the DMA list size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier.

Implementation

### mfc\_putlb: move data from local storage to effective address using MFC list with barrier

```
(void) mfc_putlb(volatile void *ls, uint64_t ea, mfc_list_element_t *list,
      uint32 t list size, uint32 t tag, uint32 t tid, uint32 t rid)
```

Data is moved from local storage to system memory using the MFC list. The arguments to this function correspond to the arguments of the  $spu_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, list is the DMA list address,  $list_size$  is the DMA list size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Instructions in this command are locally ordered with respect to all previously issued commands within the same tag group and command queue and all subsequently issued commands to the same command queue with the same tag.



#### Implementation

#### mfc\_putlf: move data from local storage to effective address using MFC list with fence

```
(void) mfc_putlf(volatile void *ls, uint64_t ea, mfc_list_element_t *list,
      uint32 t list size, uint32 t tag, uint32 t tid, uint32 t rid)
```

Data is moved from local storage to system memory using the MFC list. The arguments to this function correspond to the arguments of the  $spu_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, list is the DMA list address,  $list\_size$  is the DMA list size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Instructions in this command are locally ordered with respect to all previously issued commands within the same tag group and command queue.

#### Implementation

### mfc\_getl: move data from effective address to local storage using MFC list

```
(void) mfc_getl (volatile void *ls, uint64_t ea, mfc_list_element_t *list,
      uint32_t list_size, uint32_t tag, uint32_t tid, uint32_t rid)
```

Data is moved from system memory to local storage using the MFC list. The arguments to this function correspond to the arguments of the  $spu\_mfcdma64$  command: 1s is the local-storage address, ea is the effective address in system memory, 1ist is the DMA list address,  $1ist\_size$  is the DMA list size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier.

#### Implementation

## mfc\_getlb: move data from effective address to local storage using MFC list with barrier

```
(void) mfc_getlb(volatile void *ls, uint64_t ea, mfc_list_element_t *list,
      uint32_t list_size, uint32_t tag, uint32_t tid, uint32_t rid)
```

Data is moved from system memory to local storage using the MFC list. The arguments to this function correspond to the arguments of the  $spu_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, list is the DMA list address,  $list_size$  is the DMA list size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Instructions in this command are locally ordered with respect to all previously issued commands within the same tag group and command queue and all subsequently issued commands to the same command queue with the same tag.

### Implementation

## mfc\_getlf: move data from effective address to local storage using MFC list with fence

```
(void) mfc_getlf(volatile void *ls, uint64_t ea, mfc_list_element_t *list,
      uint32_t list_size, uint32_t tag, uint32_t tid, uint32_t rid)
```

Data is moved from system memory to local storage using the MFC list. The arguments to this function correspond to the arguments of the  $spu_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, list is the DMA list address,  $list\_size$  is the DMA list size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Instructions in this command are locally ordered with respect to all previously issued commands within the same tag group and command queue.



Implementation

## 3.5. MFC Atomic Update Commands

This section describes utility functions that can be used to manage the MFC Atomic DMA. See the *Cell Broadband Engine Architecture for* a description of the DMA commands, including restrictions on the size of the supported operations.

MFC Atomic DMA command mnemonics are listed in Table 0-100.

Table 0-100: MFC Atomic Update Command Mnemonics<sup>1</sup>

Mnemonic	Opcode	Command
MFC_GETLLAR_CMD	0x00D0	getllar
MFC_PUTLLC_CMD	0x00B4	putlic
MFC_PUTLLUC_CMD	0x00B0	putlluc
MFC_PUTQLLUC_CMD	0x00B8	putqlluc

<sup>&</sup>lt;sup>1</sup> MFC command enumerants are defined in spu mfcio.h.

### mfc\_getllar: get lock line and create reservation

```
(void) mfc_getllar(volatile void *ls, uint64_t ea, uint32_t tid, uint32_t rid)
```

The lock line is obtained and a reservation is created. The arguments to this function correspond to the arguments of the spu\_mfcdma64 command: 1s is the 128-byte-aligned local-storage address, ea is the effective address in system memory, tid is the transfer class identifier, and rid is the replacement class identifier.

The  $mfc\_getllar$  command does not have a tag ID. The command is immediately executed by the MFC. The transfer size is fixed at 128 bytes. An  $mfc\_read\_atomic\_status$  () must follow this function to verify completion of the command.

Implementation

## mfc\_putllc: put lock line if reservation for effective address exists

```
(void) mfc_putllc(volatile void *ls, uint64_t ea, uint32_t tid, uint32_t rid)
```

The lock line is put if a reservation for effective address exists. The arguments to this function correspond to the arguments of the  $spu_mfcdma64$  command: 1s is the 128-byte-aligned local-storage address, ea is the effective address in system memory, tid is the transfer class identifier, and rid is the replacement class identifier.

The mfc\_putllc command does not have a tag ID and is immediately executed by MFC. Transfer size is fixed at 128 bytes. An mfc read atomic status() must follow this command to verify completion of the command.

Implementation

#### mfc\_putlluc: put lock line unconditional

```
(void) mfc putlluc(volatile void *ls, uint64 t ea, uint32 t tid, uint32 t rid)
```

The lock line is put regardless of the existence of a previously made reservation. The arguments to this function correspond to the arguments of the spu mfcdma64 command: 1s is the 128-byte-aligned local-storage address,



ea is the effective address in system memory, tid is the transfer class identifier, and rid is the replacement class identifier.

This command does not have a tag ID and is immediately executed by MFC. The transfer size is fixed at 128 bytes. The mfc read atomic status() must follow this function to verify completion of the command.

#### Implementation

#### mfc putglluc: put queued lock line unconditional

The lock line is put in the queue regardless of the existence of a previously made reservation. The arguments to this function correspond to the arguments of the  $spu\_mfcdma64$  command: ls is the 128-byte-aligned local-storage address, ea is the effective address in system memory, tid is the transfer class identifier, and rid is the replacement class identifier.

Transfer size is fixed at 128 bytes. This command is functionally equivalent to the  $mfc_putlluc$  command. The difference between the two commands is the order in which the commands are executed and the way that completion is determined.  $mfc_putlluc$  is performed immediately; in contrast,  $mfc_putqlluc$  is placed into the MFC command queue, along with other MFC commands. Because this command is queued, it is executed independently of any pending immediate  $mfc_getllar, mfc_putllc$ , or  $mfc_putlluc$  commands. To determine if this command has been performed, a program must wait for a tag-group completion.

#### Implementation

## 3.6. MFC Synchronization Commands

This section describes functions that implement the MFC synchronization commands, including signal notification and storage ordering. See the *Cell Broadband Engine Architecture for* a description of the DMA commands, including restrictions on the size of the supported operations.

MFC synchronization command mnemonics are listed in Table 0-101.

Table 0-101: MFC Synchronization Command Mnemonics<sup>1</sup>

Mnemonic	Opcode	Command
MFC_SNDSIG_CMD	0x00A0	sndsig
MFC_SNDSIGB_CMD	0x00A1	sndsigb
MFC_SNDSIGF_CMD	0x00A2	sndsigf
MFC_BARRIER_CMD	0x00C0	barrier
MFC_EIEIO_CMD	0x00C8	mfceieio
MFC_SYNC_CMD	0x00CC	mfcsync

<sup>&</sup>lt;sup>1</sup> MFC command enumerants are defined in spu\_mfcio.h.

#### mfc sndsig: send signal

```
(void) mfc_sndsig(volatile void *ls, uint64_t ea, uint32_t tag, uint32_t tid,
      uint32 t rid)
```

An  $mfc\_sndsig$  command is enqueued into the DMA queue, or is stalled when the DMA queue is full. The arguments to this function correspond to the arguments of the spu mfcdma64 command: 1s is the local-storage



address, ea is the effective address in system memory, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Transfer size is fixed at 4 bytes.

#### Implementation

#### mfc sndsigb: send signal with barrier

```
(void) mfc_sndsigb(volatile void *ls, uint64_t ea, uint32_t tag, uint32_t tid,
      uint32 t rid)
```

An  $mfc\_sndsigb$  command is enqueued into the DMA queue, or is stalled when the DMA queue is full. The arguments to this function correspond to the arguments of the  $spu\_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Transfer size is fixed at 4 bytes. Instructions in this command are locally ordered with respect to all previously issued commands within the same tag group and command queue and all subsequently issued commands to the same command queue with the same tag.

#### Implementation

### mfc\_sndsigf: send signal with fence

```
(void) mfc_sndsigf(volatile void *ls, uint64_t ea, uint32_t tag, uint32_t tid,
      uint32 t rid)
```

An  $mfc\_sndsigf$  command is enqueued into the DMA queue, or is stalled when the DMA queue is full. The arguments to this function correspond to the arguments of the  $spu\_mfcdma64$  command: ls is the local-storage address, ea is the effective address in system memory, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Transfer size is fixed at 4 bytes. Instructions in this command are locally ordered with respect to all previously issued commands within the same tag group and command queue.

### Implementation

#### mfc\_barrier: enqueue mfc\_barrier command into DMA queue or stall when queue is full

```
(void) mfc barrier(uint32 t tag)
```

An  $mfc\_barrier$  command is enqueued into the DMA queue, or the command is stalled when the DMA queue is full. tag is the DMA tag. An  $mfc\_barrier$  command guarantees that MFC commands preceding the barrier will be executed before the execution of MFC commands following it, regardless of the tag of preceding or subsequent MFC commands.

## Implementation

```
spu_mfcdma32(0, 0, 0, tag, MFC_BARRIER_CMD)
```

## mfc\_eieio: enqueue mfc\_eieio command into DMA queue or stall when queue is full

```
(void) mfc_eieio (uint32_t tag, uint32_t tid, uint32_t rid)
```

An  $mfc\_eieio$  command is enqueued into the DMA queue, or the command is stalled when the DMA queue is full. tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Do not use this command to maintain the order of commands immediately inside a single SPE. The  $mfc\_eieio$  command is designed to use inter-processor/device synchronization. This command creates a large load on the memory system.



Implementation

```
spu mfcdma32(0, 0, 0, tag, ((tid<<24)|(rid<<16)|MFC EIEIO CMD))
```

### mfc\_sync: enqueue mfc\_sync command into DMA queue or stall when queue is full

```
(void) mfc sync (uint32 t tag)
```

An  $mfc\_sync$  command is enqueued into the DMA queue, where tag is the DMA tag, or the command is stalled when the DMA queue is full. This function must not be used to maintain the order of commands immediately inside a single SPE. The  $mfc\_sync$  command is designed to use inter-processor/device synchronization. This command creates a large load on the memory system.

Implementation

```
spu_mfcdma32(0, 0, 0, tag, MFC_SYNC_CMD)
```

### 3.7. MFC DMA Status

This section describes functions that can be used to check the completion of MFC commands or the status of entries in the MFC DMA queue.

## mfc\_stat\_cmd\_queue: check the number of available entries in the MFC DMA queue

```
(uint32 t) mfc stat cmd queue(void)
```

The number of available entries in the MFC DMA queue is checked. This information can be used to avoid stalling the execution of an SPU program if a DMA command is issued to a full queue. A full queue is sixteen entries.

Implementation

spu readchcnt (MFC Cmd)

#### mfc write tag mask: set tag mask to select MFC tag groups to be included in query operation

```
(void) mfc write tag mask (uint32 t mask)
```

A tag mask is set to select the MFC tag groups to be included in the query operation, where mask is the DMA taggroup query mask. Each bit of mask indicates each tag group; tag 0 is mapped to LSB.

Implementation

```
spu_writech(MFC_WrTagMask, mask)
```

## mfc\_read\_tag\_mask: read tag mask indicating MFC tag groups to be included in query operation

```
(uint32_t) mfc_read_tag_mask(void)
```

The tag mask is read to identify MFC tag groups to be included in the query operation. Each bit of the mask indicates each tag group; tag 0 is mapped to LSB. The result represents a DMA tag-group query mask.

Implementation

```
\verb|spu_readch(MFC_RdTagMask)| \\
```

## mfc\_write\_tag\_update: request that tag status be updated

```
(void) mfc_write_tag_update(uint32_t ts)
```

A request is sent to the MFC to update tag status, where ts specifies a tag-status update condition shown in Table 0-102.

This function must precede a tag-status read with the <code>mfc\_read\_tag\_status()</code> function. A tag-status update request should be performed after setting the tag-group mask with the <code>mfc\_write\_tag\_mask()</code> function.



## Table 0-102: MFC Write Tag Update Conditions<sup>1</sup>

Number	Mnemonic	Description
0	MFC_TAG_UPDATE_IMMEDIATE	Update immediately, unconditionally.
1	MFC_TAG_UPDATE_ANY	Update tag status if or when any enabled tag group has "no outstanding operation" status.
2	MFC_TAG_UPDATE_ALL	Update tag status if or when all enabled tag groups have "no outstanding operation" status.

<sup>&</sup>lt;sup>1</sup> Condition enumerants are defined in spu mfcio.h.

#### Implementation

spu writech(MFC WrTagUpdate, ts)

### mfc\_write\_tag\_update\_immediate: request that tag status be immediately updated

(void) mfc\_write\_tag\_update\_immediate(void)

A request is sent to immediately update tag status.

Implementation

spu writech(MFC WrTagUpdate, MFC TAG UPDATE IMMEDIATE)

## mfc write tag update any: request that tag status be updated for any enabled completion with no outstanding operation

(void) mfc write tag update any (void)

A request is sent to update tag status when any enabled MFC tag-group completion has a "no operation outstanding" status.

Implementation

spu\_writech(MFC\_WrTagUpdate, MFC\_TAG\_UPDATE ANY)

## mfc\_write\_tag\_update\_all: request that tag status be updated when all enabled tag groups have no outstanding operation

(void) mfc write tag update all(void)

A request is sent to update tag status when all enabled MFC tag groups have a "no operation outstanding" status.

Implementation

spu\_writech(MFC\_WrTagUpdate, MFC\_TAG\_UPDATE\_ALL)

### mfc\_stat\_tag\_update: check availability of Tag Update Request Status channel

(uint32\_t) mfc stat tag update(void)

The availability of the Tag Update Request Status channel is checked. The result has one of the following values:

- 0: The Tag Update Request Status channel is not yet available.
- 1: The Tag Update Request Status channel is available.

#### Implementation

spu readchcnt(MFC WrTagUpdate)



## mfc\_read\_tag\_status: wait for an updated tag status

```
(uint32_t) mfc_read_tag_status(void)
```

The status of the tag groups is requested. Unless the tag update is set to MFC\_TAG\_UPDATE\_IMMEDIATE, this call could be blocked. Each bit of a returned value indicates the status of each tag group; tag 0 is mapped to LSB. If set, the tag group has no outstanding operation (that is, commands completed) and is not masked by the query.

Only the status of the enabled tag groups at the time of the tag-group status update are valid. The bit positions that correspond to the tag groups that are disabled at the time of the tag-group status update are set to 0.

### Implementation

```
spu readch (MFC RdTagStat)
```

#### mfc\_read\_tag\_status\_immediate: wait for the updated status of any enabled tag group

```
(uint32_t) mfc_read_tag_status_immediate(void)
```

A request is sent to immediately update tag status. The processor waits for the status to be updated.

#### Implementation

```
spu_mfcstat(MFC_TAG_UPDATE_IMMEDIATE)
```

## mfc\_read\_tag\_status\_any: wait for no outstanding operation of any enabled tag group

```
(uint32 t) mfc read tag status any(void)
```

A request is sent to update tag status when any enabled MFC tag-group completion has a "no operation outstanding" status. The processor waits for the status to be updated.

#### Implementation

```
spu_mfcstat(MFC_TAG_UPDATE_ANY)
```

## mfc\_read\_tag\_status\_all: wait for no outstanding operation of all enabled tag groups

```
(uint32 t)mfc read tag status all(void)
```

A request is sent to update tag status when all enabled MFC tag groups have a "no operation outstanding" status. The processor waits for the status to be updated.

## Implementation

```
spu_mfcstat(MFC_TAG_UPDATE_ALL)
```

## mfc\_stat\_tag\_status: check availability of MFC\_RdTagStat channel

```
(uint32_t)mfc_stat_tag_status(void)
```

The availability of MFC\_RdTagStat channel is checked, and one of the following values is returned:

- 0: The status is not yet available.
- 1: The status is available.

This function is used to avoid a channel stall caused by reading the MFC\_RdTagStat channel when a status is not available.

### Implementation

```
spu_readchcnt(MFC_RdTagStat)
```

### mfc\_read\_list\_stall\_status: read List DMA stall-and-notify status

```
(uint32 t) mfc read list stall status(void)
```



The List DMA stall-and-notify status is read and returned, or the program is stalled until the status is available.

## Implementation

```
spu readch(MFC RdListStallStat)
```

#### mfc\_stat\_list\_stall\_status: check availability of List DMA stall-and-notify status

```
(uint32 t) mfc stat list stall status(void)
```

The availability of the List DMA stall-and-notify status is checked, and one of the following values is returned:

- 0: The status is not yet available.
- 1: The status is available.

#### Implementation

```
spu readchcnt(MFC RdListStallStat)
```

#### mfc\_write\_list\_stall\_ack: acknowledge tag group containing stalled DMA list commands

```
(void) mfc write list stall ack(uint32 t tag)
```

An acknowledgement is sent with respect to a prior stall-and-notify event. (See mfc\_read\_list\_status and mfc\_stat\_list\_stall\_status.) The argument tag is the DMA tag.

#### Implementation

```
spu_writech(MFC_WrListStallAck, tag)
```

### mfc\_read\_atomic\_status: read atomic command status

```
(uint32_t) mfc_read_atomic_status(void)
```

The atomic command status is read, or the program is stalled until the status is available. As shown in Table 0-103, one of the following atomic command status results (binary value of bits 29 through 31) is returned:

Table 0-103: Read Atomic Command Status or Stall Until Status Is Available<sup>1</sup>

Status	Mnemonic	Description
1	MFC_PUTLLC_STATUS	The mfc_putllc command failed (reservation lost).
2	MFC_PUTLLUC_STATUS	The mfc_putlluc command was completed successfully.
4	MFC_GETLLAR_STATUS	The mfc_getllar command was completed successfully.

<sup>1</sup> Status enumerants are defined in spu mfcio.h.

#### Implementation

```
spu_readch(MFC_RdAtomicStat)
```

### mfc\_stat\_atomic\_status: check availability of atomic command status

```
(uint32_t) mfc_stat_atomic_status(void)
```

The availability of the atomic command status is checked, and one of the following values is returned:

- 0: An atomic DMA command has not yet completed.
- 1: An atomic DMA command has completed and the status is available.

## Implementation

```
spu_readchcnt(MFC_RdAtomicStat)
```



## 3.8. MFC Multisource Synchronization Request

The *Cell Broadband Engine Architecture* describes the MFC Multisource Synchronization Facility. In that document, a cumulative ordering is broadly defined as an ordering of storage accesses performed by multiple processors or units with respect to another processor or unit. In this section, several functions are described that can be used to achieve a cumulative ordering across local and main storage address domains.

### mfc\_write\_multi\_src\_sync\_request: request multisource synchronization

```
(void) mfc write multi src sync request(void)
```

A request is sent to start tracking outstanding transfers sent to the associated MFC. When the requested synchronization is complete, the channel count of the MFC Multisource Synchronization Request channel is reset to one.

Implementation

```
spu_writech(MFC_WrMSSyncReq,0)
```

## mfc\_stat\_multi\_src\_sync\_request: check the status of multisource synchronization

```
(uint32 t) mfc stat multi src sync request(void)
```

The channel count of the MFC Multisource Synchronization Request channel is read, and one of the following values is returned:

- 0: Outstanding transfers are being tracked.
- 1: The synchronization requested by mfc\_write\_multi\_src\_sync\_request is complete.

Implementation

```
spu_readchcnt(MFC_WrMSSyncReq)
```

## 3.9. SPU Signal Notification

In this section, functions are described that can be used to read signals from other processors and other devices in the system.

#### spu read signal1: atomically read and clear Signal Notification 1 channel

```
(uint32 t) spu read signal1(void)
```

The Signal Notification 1 channel is read, and any bits that are set are atomically reset. A signal is returned. If no signals are pending, this function will stall the SPU until a signal is issued.

Implementation

```
spu_readch(SPU_RdSigNotify1)
```

### spu\_stat\_signal1: check if pending signals exist on Signal Notification 1 channel

```
(uint32 t) spu stat signal1(void)
```

A check is made to determine whether any pending signals exist on the Signal Notification 1 channel. One of the following values is returned:

- 0: No signals are pending.
- 1: Signals are pending.

### Implementation

```
spu_readchcnt(SPU_RdSigNotify1)
```



## spu\_read\_signal2: atomically read and clear Signal Notification 2 channel

```
(uint32_t) spu_read_signal2(void)
```

The Signal Notification 2 channel is read, and any bits that are set are atomically reset. A signal is returned. If no signals are pending, a call of this function stalls the SPU until a signal is issued.

Implementation

```
spu readch (SPU RdSigNotify2)
```

### spu\_stat\_signal2: check if any pending signals exist on Signal Notification 2 channel

```
(uint32_t) spu_stat_signal2(void)
```

A check is made to determine whether any pending signals exist on the Signal Notification 2 channel. One of the following values is returned:

- 0: No signals are pending.
- 1: Signals are pending.

Implementation

```
spu readchcnt(SPU RdSigNotify2)
```

### 3.10. SPU Mailboxes

This section describes functions that can be used to manage SPU Mailboxes.

### spu\_read\_in\_mbox: Read next data entry in SPU Inbound Mailbox

```
(uint32_t) spu_read_in_mbox(void)
```

The next data entry in the SPU Inbound Mailbox queue is read. The command stalls when the queue is empty. The application-specific mailbox data is returned. Each application can uniquely define the mailbox data.

Implementation

```
spu_readch(SPU_RdInMbox)
```

#### spu stat in mbox: get the number of data entries in SPU Inbound Mailbox

```
(uint32 t) spu stat in mbox(void)
```

The number of data entries in the SPU Inbound Mailbox is returned. If the returned value is non-zero, the mailbox contains data entries that have not been read by the SPU.

Implementation

```
spu_readchcnt(SPU_RdInMbox)
```

### spu\_write\_out\_mbox: send data to SPU Outbound Mailbox

```
(void) spu write out mbox (uint32 t data)
```

Data is sent to the SPU Outbound Mailbox, where data is application-specific mailbox data, or the command stalls when the SPU Outbound Mailbox is full.

Implementation

```
spu_writech(SPU_WrOutMbox, data)
```

## spu\_stat\_out\_mbox: get available capacity of SPU Outbound Mailbox

```
(uint32_t) spu_stat_out_mbox(void)
```



The available capacity of the SPU Outbound Mailbox is returned. A value of zero indicates that the mailbox is full.

### Implementation

spu\_readchcnt(SPU\_WrOutMbox)

### spu\_write\_out\_intr\_mbox: send data to SPU Outbound Interrupt Mailbox

```
(void) spu write out intr mbox (uint32 t data)
```

Data is sent to the SPU Outbound Interrupt Mailbox, where data is application-specific mailbox data. The command stalls when the SPU Outbound Interrupt Mailbox is full.

### Implementation

spu\_writech(SPU\_WrOutIntrMbox, data)

## spu\_stat\_out\_intr\_mbox: get available capacity of SPU Outbound Interrupt Mailbox

```
(uint32 t) spu stat out intr mbox(void)
```

The available capacity of the SPU Outbound Interrupt Mailbox is returned. A value of zero indicates that the mailbox is full.

#### Implementation

spu\_readchcnt(SPU\_WrOutIntrMbox)

### 3.11. SPU Decrementer

This section describes functions that use the SPU 32-bit decrementer.

### spu read decrementer: read current value of decrementer

```
(uint32 t) spu read decrementer(void)
```

The current value of the decrementer is read and returned.

#### Implementation

spu\_readch(SPU\_RdDec)

### spu\_write\_decrementer: load a value to decrementer

```
(void) spu write decrementer (uint32 t count)
```

A count is loaded to the decrementer.

#### Implementation

spu\_writech(SPU\_WrDec, count)

## 3.12. SPU Event

This section describes several functions that can be used to monitor SPU events. See the *Cell Broadband Engine Architecture* for a description of the SPU Event Facility.

The bit-fields of the Event Status, the Event Mask, and the Event Ack are shown in Table 0-104.

### Table 0-104: MFC Event Bit-Fields<sup>1</sup>

Bits	Field Name	Description
0x1000	MFC_MULTI_SRC_SYNC_EVENT	Multisource synchronization event
0x0800	MFC_PRIV_ATTN_EVENT	SPU privileged attention event



Bits	Field Name	Description
0x0400	MFC_LLR_LOST_EVENT	Lock-line reservation lost event
0x0200	MFC_SIGNAL_NOTIFY_1_EVENT	SPU Signal Notification 1 available event
0x0100	MFC_SIGNAL_NOTIFY_2_EVENT	SPU Signal Notification 2 available event
0x0080	MFC_OUT_MBOX_AVAILABLE_EVENT	SPU Outbound Mailbox available event
0x0040	MFC_OUT_INTR_MBOX_AVAILABLE_EVENT	SPU Outbound Interrupt Mailbox available event
0x0020	MFC_DECREMENTER_EVENT	SPU decrementer event
0x0010	MFC_IN_MBOX_AVAILABLE_EVENT	SPU Inbound Mailbox available event
0x0008	MFC_COMMAND_QUEUE_AVAILABLE_EVENT	MFC SPU command queue available event
0x0002	MFC_LIST_STALL_NOTIFY_EVENT	MFC DMA List command stall-and-notify event
0x0001	MFC_TAG_STATUS_UPDATE_EVENT	MFC tag-group status update event

<sup>&</sup>lt;sup>1</sup> Bit-field names are defined in spu mfcio.h.

## spu\_read\_event\_status: read event status or stall until status is available

```
(uint32_t) spu_read_event_status(void)
```

The event status is read and returned. The command stalls until the status is available. Events that have been reported but not acknowledged will continue to be reported until acknowledged.

The return value is the value of the SPU Read Event Status channel.

Implementation

spu\_readch(SPU\_RdEventStat)

## spu\_stat\_event\_status: check availability of event status

```
(uint32_t) spu_stat_event_status(void)
```

The event status is checked, and one of the following values is returned:

- 0: No enabled events occurred.
- 1: Enabled events are pending.

Implementation

spu readchcnt(SPU RdEventStat)

## spu\_write\_event\_mask: select events to be monitored by event status

```
(void) spu write event mask (uint32 t mask)
```

Events are selected to be monitored by event status. The argument, mask, is the event mask.

Implementation

spu\_writech(SPU\_WrEventMask, mask)

## spu\_write\_event\_ack: acknowledge events

```
(void) spu_write_event_ack (uint32_t ack)
```

This function acknowledges that the corresponding events are being serviced by the software. The status of acknowledged events is reset, and the events are resampled. The argument, <code>ack</code>, represents events acknowledgment.

Implementation

spu\_writech(SPU\_WrEventAck, ack)



## spu\_read\_event\_mask: read Event Status Mask

```
(uint32_t) spu_read_event_mask(void)
```

The current Event Status Mask is read, and the mask is returned.

Implementation

spu\_readch(SPU\_RdEventMask)

## 3.13. SPU State Management

This section describes functions that relate to interrupts. See the *Cell Broadband Engine Architecture* for a description of the SPU Machine Status channel and the SPU interrupt-related channels.

## spu\_read\_machine\_status: read current SPU machine status

```
(uint32 t) spu read machine status(void)
```

The current SPU machine status is read, and the status is returned.

Implementation

spu readch(SPU RdMachStat)

### spu\_write\_srr0: write to SPU SRR0

```
(void) spu_write_srr0(uint32_t srr0)
```

The value of srr0 is written to the SPU state save/restore register 0 (SRR0).

Implementation

spu writech (SPU WrSRR0, srr0)

## spu\_read\_srr0: read SPU SRR0

```
(uint32_t) spu_read_srr0(void)
```

The SPU state save/restore register 0 (SRR0) is read, and the state is returned.

## Implementation

spu\_readch(SPU\_RdSRR0)



## 4. SPU and Vector Multimedia Extension Intrinsics

Function mapping techniques can be used to increase the portability of source code written with SPU intrinsics. One important set of intrinsic function mappings is between the SPU and PPU. This chapter describes a minimal mapping between SPU intrinsics and PPU Vector Multimedia Extension intrinsics.

For many intrinsic functions, an efficient one-to-one mapping between architectures will exist. For some functions, there could be a less efficient one-to-many instruction mapping; and for other functions, no straightforward mapping will exist because a mapping is either impractical or impossible to implement. In this document, only one-to-one mappings are identified for the SPU and PPU. For those SPU and PPU intrinsic functions for which there is no straightforward mapping, an explanation of the difficulty in mapping is provided.

The mappings between SPU and PPU intrinsics are defined in two header files: <a href="wmx2spu.h">wmx2spu.h</a> and <a href="maps">spu2wmx.h</a>. The former maps Vector Multimedia Extension intrinsics to generic SPU intrinsics, and the latter maps generic SPU intrinsics to Vector Multimedia Extension intrinsics. The functions that are defined in these two header files can be implemented as overloaded inline functions. To facilitate implementation, the vector data types must also be mapped.

The header file <code>vec\_types.h</code> is provided to declare the single token vector data types for the Vector Multimedia Extension vector data types and to perform type mappings between the SPU and Vector Multimedia Extension. Programmers must similarly declare vector data using these single token data types. The single token vector data types for the Vector Multimedia Extension intrinsics are shown in Table 4-105.

Vector Keyword Data Type	Single Token Typedef
vector unsigned char	vec_uchar16
vector signed char	vec_char16
vector bool char	vec_bchar16
vector unsigned short	vec_ushort8
vector signed short	vec_short8
vector bool short	vec_bshort8
vector unsigned int	vec_uint4
vector signed int	vec_int4
vector bool int	vec_bint4
vector float	vec_float4
vector pixel	vec_pixel8

## 4.1. Mapping of Vector Multimedia Extension Intrinsics to SPU Intrinsics

#### 4.1.1. Data Types

Not all Vector Multimedia Extension data types are supported on the SPU. Those which are mapped to SPU data types are shown in Table 4-106. Shaded entries in the table indicate the types that are not identical.

Table 4-106: Mapping of Vector Multimedia Extension Data Types to SPU Data Types

Vector Multimedia Extension Data Type	Maps to SPU Data Type
vector unsigned char	vector unsigned char
vector unsigned short	vector unsigned short
vector unsigned int	vector unsigned int



Vector Multimedia Extension Data Type	Maps to SPU Data Type
vector signed char	vector signed char
vector signed short	vector signed short
vector signed int	vector signed int
vector float	vector float
vector bool char	vector unsigned char
vector bool short	vector unsigned short
vector bool int	vector unsigned int
vector pixel	vector unsigned short <sup>1</sup>

<sup>&</sup>lt;sup>1</sup> Because vector pixel and vector bool short are mapped to the same base vector type (vector unsigned short), the overloaded functions for vec\_unpackh and vec\_unpackh cannot be uniquely resolved.

## 4.1.2. One-to-One Mapped Intrinsics

The Vector Multimedia Extension intrinsics that map one to one with the generic SPU intrinsics are shown in Table 4-107.

Table 4-107: Vector Multimedia Extension Intrinsics That Map One to One with SPU Intrinsics

Generic Vector Multimedia Extension Intrinsic	Maps to SPU Intrinsic	Applicable Data Type(s)
vec_add	spu_add	halfword, word, and float (not byte)
vec addc	spu genc	all
vec and	spu_and	all
vec_andc	spu_andc	all
vec_avg	spu_avg	unsigned char
vec_cmpeq	spu_cmpeq	all
vec_cmpgt	spu_cmpgt	all
vec_cmplt	spu_cmpgt	all (requires parameter reordering)
vec_ctf	spu_convtf	all
vec_cts	spu_convts	all
vec_ctu	spu_convtu	all
vec_madd	spu_madd	all
vec_mule	spu_mule	halfword (not byte)
vec_mulo	spu_mulo	halfword (not byte)
vec_nmusb	spu_nmsub	all
vec_nor	spu_nor	all
vec_or	spu_or	all
vec_re	spu_re	all
vec_rl	spu_rl	halfword, word (not byte)
vec_rsqrte	spu_rsqrte	all
vec_sel	spu_sel	all
vec_sub	spu_sub	halfword, word, float
vec_subc	spu_genb	all
vec_xor	spu_xor	all



## 4.1.3. Vector Multimedia Extension Intrinsics That Are Difficult to Map to SPU Intrinsics

The Vector Multimedia Extension intrinsics that are shown in Table 4-108 are not likely to be mapped to generic SPU intrinsics because a straightforward mapping does not exist.

Table 4-108: Vector Multimedia Extension Intrinsics That Are Difficult to Map to SPU Intrinsics

Generic Vector Multimedia Extension Intrinsic(s)	Explanation
vec_unpackl	This function cannot be mapped without creating additional SPU data types. A mapping of pixel and bool short vector types to an unsigned short (as described in Table 4-106) will cause an overloaded function selection conflict.
vec_mfvscr, vec_mtvscr	Support of the VSCR register is difficult because the SPU does not support IEEE rounding modes on single-precision floating-point operations.
vec_step	Mapping requires specific compiler support that is not mandated by this specification.

## 4.2. Mapping of SPU Intrinsics to Vector Multimedia Extension Intrinsics

### 4.2.1. Data Types

Not all SPU data types are supported by the PPU Vector Multimedia Extensions. The SPU data types that do map to the PPU Vector Multimedia Extension data types are shown in Table 4-109. The shaded entries in the table indicate the data types that are not identical.

Table 4-109: Mapping of SPU Data Types to Vector Multimedia Extension Data Types

SPU Data Type	Maps to Vector Multimedia Extension Data Type	
vector unsigned char	vector unsigned char	
vector unsigned short	vector unsigned short	
vector unsigned int	vector unsigned int	
vector signed char	vector signed char	
vector signed short	vector signed short	
vector signed int	vector signed int	
vector float	vector float	
vector unsigned long long	vector bool char	
vector signed long long	vector bool short	
vector double	vector bool int	

### 4.2.2. One-to-One Mapped Intrinsics

Many of the generic SPU intrinsics map one to one with Vector Multimedia Extension intrinsics. These mappings are shown in Table 4-110.

Table 4-110: SPU Intrinsics That Map One to One with Vector Multimedia Extension Intrinsics

Generic SPU Intrinsic	Maps to Vector Multimedia Extension Intrinsic	Applicable Data Type(s)
spu_add	vec_add	vector/vector (no scalar operands)
spu_and	vec_and	vector/vector (no scalar operands)



Generic SPU Intrinsic	Maps to Vector Multimedia Extension Intrinsic	Applicable Data Type(s)
spu_andc	vec_andc	all
spu_avg	vec_avg	all
spu_cmpeq	vec_cmpeq	vector/vector (no scalar operands)
spu_cmpgt	vec_cmpgt	vector/vector (no scalar operands)
spu_convtf	vec_ctf	limited scale range (5 bits)
spu_convts	vec_cts	limited scale range (5 bits)
spu_convtu	vec_ctu	limited scale range (5 bits)
spu_genb	vec_subc	all
spu_genc	vec_addc	all
spu_madd	vec_madd	float
spu_mule	vec_mule	all
spu_mulo	vec_mulo	halfword vector/vector (no scalar operands)
spu_nmsub	vec_nmsub	float
spu_nor	vec_nor	all
spu_or	vec_or	vector/vector (no scalar operands)
spu_re	vec_re	all
spu_rl	vec_rl	vector/vector (no scalar operands)
spu_rsqrte	vec_rsqrte	all
spu_sel	vec_sel	all
spu_sub	vec_sub	vector/vector (no scalar operands)
spu_xor	vec_xor	vector/vector (no scalar operands)

## 4.2.3. SPU Intrinsics That Are Difficult to Map to Vector Multimedia Extension Intrinsics

The generic SPU intrinsics that are shown in Table 4-111 are not likely to be mapped to Vector Multimedia Extension intrinsics because a straightforward mapping does not exist.

Table 4-111: SPU Intrinsics That Are Difficult to Map to Vector Multimedia Extension Intrinsics

Generic SPU Intrinsic(s)	Explanation	
spu_bisled, spu_bislede, spu_bisledi	Event handling and interrupt handling on the SPU cannot be precisely mapped.	
spu_idisable, spu_ienable		
spu_readch, spu_readchqw, spu_readchcnt	Specific channel functionality cannot be easily supported on the PPU, nor would it generally be desirable to do so.	
spu_writech, spu_writechqw	Whereas some channel sequences could be mapped, most would require special programmer insight and direction.	
spu_mfcdma32, spu_mfcdma64, spu_mfcstat	The mapping of DMA transactions typically is not needed because the PPU has full memory access. Nevertheless, these intrinsics could be used to perform memory synchronization that might not be precisely mappable.	
spu_sync, spu_sync_c	These intrinsics could be mapped to one of the PPU sync	
spu_dsync	instructions, but the results might not be what was intended.	
spu_convts, spu_convtu, spu_convtf	The full dynamic range of scale factors is not easily supported. Vector Multimedia Extension provides a 5-bit scale factor; the SPU has an 8-bit scale factor. Some	



Generic SPU Intrinsic(s)	Explanation
	implementations might support only the 5-bit range provided by the direct mapping of the equivalent intrinsics.
spu_hcmpeq, spu_hcmpgt	The halt instruction might be mappable to an exit function, but this will not work in all environments.
spu_stop, spu_stopd	It is not always appropriate to stop execution of the PPU.



## 5. C and C++ Standard Libraries

The C and C++ standard libraries that are required for the SPU are based on the Standard C Library described in ISO/IEC Standard 9899:1999 and the C++ Standard Library described in ISO/IEC Standard 14882:1998. However, neither library must be a fully compliant implementation of the respective ISO/IEC standard.

The proposed differences from ISO/IEC compliant implementations are due to two reasons: 1) The SPU does not have the same system resources and operating system support that are available to most stand-alone processors; and 2) the SPU hardware doesn't fully support the IEEE floating-point standard. Because of the SPU's limited operating system support, library functions that require system calls, thread facilities, and file input/output (I/0) may not be supported. Because of differences in floating-point behavior, the results of single-precision floating-point functions will probably be less accurate than defined by the Standard, and floating-point exceptions will be less reliable. Nevertheless, the standard library functions that are provided should execute fast, in most cases.

The minimum C and C++ library features that must be provided for the SPU are described in the following sections.

## 5.1. C Standard Library

This section describes the minimum requirements of a compliant C standard library implementation.

#### 5.1.1. Library Contents

All of the entities required in the C standard library must be declared and defined within the library header files listed in Table 5-112. Differences between the contents of these header files and the header files that comprise the ISO Standard Library are identified in the table. For a detailed description of the particular entities, see the ISO/IEC C Standard listed in the "Related Documentation" section.

Table 5-112: C Library Header Files

Header Name	Description
assert.h	Enforce assertions when functions execute. The assert macro reports assertion failures using the special debug printf (described below).
complex.h	Perform complex arithmetic.
ctype.h	Classify characters. The functions declared in this header use only the "C" locale.
errno.h	Test error codes reported by library functions.
fenv.h	Control IEEE style floating-point arithmetic. Macros for single- and double-precision exceptions are described in Table 6-117.
float.h	Test floating-point type properties. These properties are specified in section "6.1. Properties of Floating-Point Data Type Representations".
inttypes.h	Convert various integer types.
iso646.h	Program in ISO 646 variant character sets.
limits.h	Test integer type properties. The macro MB_LEN_MAX is defined as 1.
locale.h	Not available.
math.h	Compute common mathematical functions. The floating-point behavior of these functions will adhere to the specifications described in section"6.3. Floating-Point Operations". Although not specified or required, corresponding vector versions of the math functions may be added to the library to take advantage of the many high-performance SIMD instructions provided by the SPU hardware.
setjmp.h	Execute nonlocal goto statements.
signal.h	Not available.
stdarg.h	Access a varying number of arguments.
stdbool.h	Define a convenient Boolean type name and constants.



Header Name	Description
stddef.h	Define several useful types and macros. The wchar_t is not defined.
stdint.h	Define various integer types with size constraints. SIG_ATOMIC_MAX and SIG_ATOMIC_MIN are not defined, nor are any of the WCHAR_MAX, WCHAR_MIN, WINT_MAX, and WINT_MIN.
stdio.h	Not available, except for printf, which is provided for debugging. (See section "5.1.2. Debug printf()".)
stdlib.h	Perform a variety of operations. The functions <code>getenv</code> , <code>mblen</code> , <code>mbstowcs</code> , <code>mbtowc</code> , <code>system</code> , <code>wcstombs</code> , and <code>wctomb</code> are not defined. The type <code>wchar_t</code> and the macro <code>MB_CUR_MAX</code> are also not defined.
string.h	Manipulate several kinds of strings. The function strxfrm uses only the "C" locale.
tgmath.h	Declare various type-generic math functions. Single-precision functions declared in this header adhere to the same specifications described for the corresponding functions that are declared in math.h.
time.h	Not available.
wchar.h	Not available.
wctype.h	Not available.

### 5.1.2. Debug printf()

A printf () function will be provided for application debugging. The implementation of this function depends on the particular services provided by the underlying operating system. Although detailed specifications for this function are not mandated by this document, a full-featured implementation is recommended. Such an implementation would include all of the usual output format conversion specifiers required by the C standard. In addition, vector/SIMD-style conversion specifiers are recommended to handle vector output formatting. Output conversion specifiers take the following form:

 $\label{lem:conversion} $ [\frac{\conversion}{\conversion}] [\conversion] $$ [\conversion] $$ (\conversion)  

where

```
<flags>
                 ::= <flag-char> | <flags><flag-char>
<flag-char>
                  ::= <std-flag-char> | <c-sep>
                  ::= '-' | '+' | '0' | '#' | '
<std-flag-char>
                 ::= ',' | ';' | ':' | '_'
<c-sep>
<width>
                 ::= <decimal-integer> | '*'
                  ::= '.' <width> | '.' | '.*'
on>
<size>
                 ::= 'hh' | 'h' | 'l' | 'll' | 'L' | <vector-size>
<vector-size>
                  ::= 'v' | 'vhh' | 'vh' | 'vl' | 'vll' | 'vL' | 'hhv'
                       | 'hv' | 'lv'| 'llv' | 'Lv'
                  ::= <char-conv> | <str conv> | <fp-conv> | <int-conv>
<conversion>
                    | <misc-conv>
                  ::= 'c'
<char-conv>
                  ::= 's' | 'P'
<str-conv>
                  ::= 'e' | 'E' | 'f' | 'g' | 'G'
<fp-conv>
                  ::= 'd' | 'i' | 'u' | 'p' | 'o' | 'x' | 'X'
<int-conv>
                  ::= 'n' | '%'
<misc-conv>
```



Extensions to the C standard output conversion specification are shown in bold for vector types. Vector types are formatted using the conversions shown in Table 5-113. String conversions (<str-conv>) and miscellaneous conversions (<misc-conv>) are not defined for vectors. The 'p' integer conversion (<int-conv>) is also not defined. The default separator (<c-sep>) is a space, except for character conversion (<char-conv>), which has no separator.

Table 5-113: Vector Formats

Vector Size	Conversion	Description
V	<char-conv></char-conv>	A vector is printed as a vector char, consisting of 16 one-byte elements. The 'c' conversion prints contiguous ASCII characters.
V	<int-conv></int-conv>	With the 'uc' conversion, a vector is printed as a vector unsigned char, consisting of 16 one-byte elements. Similarly, the 'co', 'cx', and 'cX' conversions print either a vector unsigned char or a qword, in octal format or in hexadecimal format. For all other integer conversions, a vector is printed in the respective octal (o), integer (d, i, u) or hexadecimal f (x, X) format, either as a vector unsigned int or as a vector int, consisting of 4 four-byte elements.
V	<fp-conv></fp-conv>	A vector is printed in a signed decimal fractional representation, either in standard decimal notation (f or F) or with a decimal power-of-ten exponent (e, E, g, G). The representation is printed as a vector float, containing 4 four-byte elements.
vh or hv	<int-conv></int-conv>	A vector is printed in the respective octal (o), integer (d, i, u), or hexadecimal (x, X) format, either as a vector unsigned short or as a vector short, consisting of 8 two-byte elements.
vl or lv	<int-conv></int-conv>	A vector is printed in the respective octal (o), integer (d, i, u), or hexadecimal (x, X) format, as a vector unsigned long or as a vector long, consisting of 4 four-byte elements.
vII or IIv	<int-conv></int-conv>	A vector is printed in the respective octal (o), integer (d, i, u), or hexadecimal (x, X) format, as a vector unsigned long long or as a vector long long, consisting of 2 eight-byte elements.
vL or Lv	<fp-conv></fp-conv>	A vector is printed in a signed decimal fractional representation, either in standard decimal notation (f or F) or with a decimal power-of-ten exponent (e, E, g, G). The representation is printed as a vector double, consisting of 2 eight-byte elements.

## 5.1.3. Malloc Heap

The malloc heap is defined to begin at \_end and to extend to the end of the stack. The memory heap may be enlarged by a heap-extending function. This function would negatively adjust the Available Stack Size element of the current Stack Pointer Information register and all Available Stack Sizes residing in the saved SP registers found in the sequence of Back Chain quadwords.

Whenever the malloc heap is enlarged, code should verify that the enlarged malloc heap does not extend into the currently used stack. If it does, the operation should fail.

Implementations of <code>setjmp/longjmp</code> are also affected by the use of heap-extending functions. When restoring the Stack Pointer Information register as a result of invoking the <code>longjmp</code> function, the function must detect any change to the Available Stack Size between the <code>setjmp</code> and <code>longjmp</code>, and it must correct the saved Stack Pointer Information register. For example:

where SP is the current Stack Pointer Information register, and  $SP\_set$  is the Stack Pointer Information register saved at the last setjmp call.



## 5.2. C++ Standard Libraries

This section describes the minimum contents of the C++ standard library.

As with the C library, the C++ library header files declare or define the contents of the C++ library. Table 5-114 lists the header files that comprise the core of the C++ standard library. Differences between the contents of the C++ header files and the header files that comprise the ISO Standard Library are noted in this table.

Table 5-114: C++ Library Header Files

Header Name	Description
algorithm	Define numerous templates that implement useful algorithms.
bitset	Define a template class that administers sets of bits.
complex	Define a template class that supports complex arithmetic.
deque	Define a template class that implements a deque container.
exception	Not available.
fstream	Not available.
functional	Define several templates that help construct predicates for the templates defined in algorithm and numeric.
iomanip	Not available.
ios	Not available.
iosfwd	Not available.
iostream	Not available.
istream	Not available.
iterator	Define several templates that help define and manipulate iterators.
limits	Tests numeric type properties.
list	Define a template class that implements a doubly linked list container.
locale	Not available.
map	Define template classes that implement associative containers that map keys to values.
memory	Define several templates that allocate and free storage for various container classes.
new	Declare several functions that allocate and free storage.
numeric	Define several templates that implement useful numeric functions.
ostream	Not available.
queue	Define a template class that implements a queue container.
set	Define template classes that implement associative containers.
slist	Define a template class that implements a singly linked list container.
sstream	Not available.
stack	Define a template class that implements a stack container.
stdexcept	Not available.
streambuf	Not available.
string	Define a template class that implements a string container.
strstream	Not available.
typeinfo	Not available.
utility	Define several templates of general utility.
valarray	Define several classes and template classes that support value-oriented arrays.
vector	Define a template class that implements a vector container.



The C++ standard library contains new-style C++ header files that correspond to twelve traditional C header files. Both the new-style and the traditional-style header files are included in the library. These header files are listed in Table 5-115.

Table 5-115: New and Traditional C++ Library Header Files

New-Style Header Name	Traditional Header Name	Description
cassert	assert.h	Enforce assertions when functions execute. <sup>1</sup>
cctype	ctype.h	Classify characters. <sup>1</sup>
cerrno	errno.h	Test error codes reported by library functions. <sup>1</sup>
cfloat	float.h	Test floating-point type properties.
ciso646	iso646.h	Program in ISO 646 variant character sets.
climits	limits.h	Test integer type properties. <sup>1</sup>
clocale	locale.h	Not available.
cmath	math.h	Compute common mathematical functions. <sup>1</sup>
csetjmp	setjmp.h	Execute nonlocal goto statements.
csignal	signal.h	Not available.
cstdarg	stdarg.h	Access a varying number of arguments.
cstddef	stddef.h	Define several useful types and macros. <sup>1</sup>
cstdio	stdio.h	Not available.
cstdlib	stdlib.h	Perform a variety of operations. <sup>1</sup>
cstring	string.h	Manipulate several kinds of strings. <sup>1</sup>
ctime	time.h	Not available.
cwchar	wchar.h	Not available.
cwctype	wctype.h	Not available.

<sup>&</sup>lt;sup>1</sup> See Table 5-112: C Library Header Files, for specific implementation limitations.



## 6. Floating-Point Arithmetic on the SPU

Annex F of the C99 language standard (ISO/IEC 9899) specifies support for the IEC 60559 floating point standard. This chapter describes differences from Annex F and ISO/IEC Standard 60559 that apply to SPU compilers and libraries.

Floating-point behavior is essentially dictated by the SPU hardware. For single precision, the hardware provides an extended single-precision number range. Denorm arguments are treated as 0, and NaN and Infinity are not supported. The only rounding mode that is supported is truncation (round towards 0, and exceptions apply only to certain extended range floating-point instructions). For double precision, the hardware provides the standard IEEE number range, but again, denorm arguments are treated as 0. IEEE exceptions are detected and accumulated in the FPSCR register, and the IEEE rules for propagation of NaNs are not implemented in the architecture. (For details, see the *Synergistic Processor Unit Instruction Set Architecture*.) These and other IEEE differences affect almost every aspect of floating-point computation, including data-type properties, rounding modes, exception status, error reporting, and expression evaluation. The particular effect of these differences on the compiler and libraries are described in the following sections.

## 6.1. Properties of Floating-Point Data Type Representations

The properties of floating-point data type representations are declared as macros in float.h. Table 6-116 lists these macros and the corresponding values that are applicable for the SPU.

Table 6-116: Values for Floating-Point Type Properties

Macro	Value
FLT_DIG	6
FLT_EPSILON	1.19209290E-07
FLT_MANT_DIG	24
FLT_MAX_10_EXP	38
FLT_MAX_EXP	129
FLT_MIN_10_EXP	-37
FLT_MIN_EXP	-125
FLT_MIN	1.17549435E-38
FLT_MAX	6.80564694E+38
DBL_DIG	15
DBL_EPSILON	2.2204460492503131E-016
DBL_MANT_DIG	53
DBL_MAX	1.7976931348623157E+308
DBL_MIN	2.2250738585072014E-308
DBL_MAX_10_EXP	308
DBL_MIN_10_EXP	-307
DBL_MAX_EXP	1024
DBL_MIN_EXP	-1021
FLT_ROUNDS	Initialized to 1 (to nearest)
FLT_EVAL_METHOD	0 (no promotions occur)
FLT_RADIX	2
DECIMAL_DIG	17



## **6.2. Floating-Point Environment**

The macros defined within fenv.h control the directed-rounding control mode and floating-point exception status flags for floating point operations.

## 6.2.1. Rounding Modes

Whereas the C language specification requires that all floating-point data types use the same rounding modes, the SPU hardware supports different rounding modes for single- and double-precision arithmetic. On the SPU, the rounding mode for single precision is round-towards-zero, and the default rounding mode for double precision is round-to-nearest.

According to the C99 standard, the rounding mode for floating-point addition is characterized by the implementation-defined value of FLT\_ROUNDS. On the SPU, this macro is only used for double precision. Single-precision rounding mode is always truncation. (See Table 6-116.)

Because the SPU hardware only supports rounding toward zero for single precision, some single-precision math functions will necessarily deviate from the C99 standard. The standard library math functions and macros that deviate are described later, in section "6.3.2. Overall Behavior of C Operators and Standard Library Math Functions".

#### 6.2.2. Floating-Point Exceptions

Table 6-117 lists the macros for floating-point exceptions that will be defined in fenv.h. Because of the restricted behavior of the SPU floating-point hardware, single-precision library functions can have an undefined effect on these exception flags. Moreover, hardware traps will not result from any raised exception.

Macro	Comment
FE_OVERFLOW_SNGL	Applies to single-precision floating point exceptions, if defined.
FE_OVERFLOW_DBL	Applies to double-precision floating point exceptions.
FE_UNDERFLOW_SNGL	Applies to single-precision floating point exceptions, if defined.
FE_UNDERFLOW_DBL	Applies to double-precision floating point exceptions.
FE_INEXACT	Adheres to the ISO/IEC definition.
FE_INVALID	Adheres to the ISO/IEC definition.
FE_NC_NAN	Non-compliant NaN, used as a single-precision floating-point output.
FE_NC_DENORM	Non-compliant denorm, used as a single-precision floating-point output.
FE_DIFF_SNGL	Applies to single-precision floating point exceptions.
FE_ALL_EXCEPT_DBL	Logical OR of all of the above double-precision floating point exceptions.
FE_ALL_EXCEPT	Logical OR of all of the above.

The floating point environment variables defined in the C99 specification only apply to double-precision.

The pragma FENV\_ACCESS will be used to inform the compiler whether the program intends to control and test floating-point status. If the pragma is on, the compiler will take appropriate action to ensure that code transformations preserve the behavior specified in this document.

## 6.2.3. Other Floating-Point Constants in math.h

Several additional floating-point constants are defined in <code>math.h</code>. These constants are used by functions to report various domain and range errors. Many have a non-standard definition for the SPU. A description of these particular constants is shown in Table 6-118.



Table 6-118: Floating-Point Constants

Macro	Description
HUGE_VAL	Infinity
HUGE_VALF	FLT_MAX
HUGE_VALL	Infinity
INFINITY NAN	Double precision adheres to the IEEE definition. These macros are not used for single-precision operations.
FP_INFINITE FP_NAN FP_NORMAL FP_SUBNORMAL FP_ZERO	For single precision, the fpclassify() function will only return FP_NORMAL and FP_ZERO classes; FP_NAN, FP_INFINITE, and FP_SUBNORMAL are never generated.
FP_FAST_FMA FP_FAST_FMAF FP_FAST_FMAL	These are defined to indicate that the fma function executes more quickly than a multiply and an add of float and double operands.
FP_ILOGB0 FP_ILOGBNAN	FP_ILOGB0 is the value returned by $ilogb(x)$ and $ilogbf(x)$ if x is zero or a denorm number. Its value is INT_MIN.
	<code>FP_ILOGBNAN</code> is the value returned by <code>ilogb(x)</code> if <code>x</code> is a <code>NaN</code> . This does not apply to the single-precision case of <code>ilogbf</code> . Its value is <code>INT_MAX</code> .
MATH_ERRNO MATH_ERREXCEPT	These will expand to the integer constants 1 and 2, respectively.
math_errhandling	Expands to an expression that has type int and the value MATH_ERRNO, MATH_ERREXCEPT, or the bitwise OR of both. The value of math_errhandling is constant for the duration of a program.

## 6.3. Floating-Point Operations

This section specifies floating-point data conversions, and it describes the overall behavior of C operators and standard library functions. It also describes several special cases where floating-point results might vary from the IEEE standard. Lastly, the section describes the specific behavior of several specific math functions.

#### 6.3.1. Floating-Point Conversions

This section provides specifications for the four types of floating-point data conversion: 1) conversions from integers to floating point, 2) conversions from floating point to integer, 3) conversion between floating-point precisions, and 4) conversions between floating point and string.

Integer to Floating-Point Conversions

Conversions from integers to floats will adhere to the following rules:

- A single-precision conversion from integer to float produces a result within the extended single-precision floating-point range. See Table 6-116 for details about this range.
- A single-precision conversion from integer to float rounds toward zero.
- A double-precision conversion from integer to float produces a result within the C99 standard double-precision floating-point range.
- A double-precision conversion from integer to float rounds according to the rounding mode indicated by the value of DBL ROUNDS.



#### Floating-Point to Integer Conversions

Conversions from floats to integers will have the following behavior:

- When converting from a float to an integer, exceptions are raised for overflow, underflow, and IEEE noncompliant result.
- Overflow and underflow exceptions are raised when converting from a double to an integer. If a
  double-precision value is infinite or NaN or if the integral part of the floating value exceeds the range of the
  integer type, an "invalid" floating-point exception is raised, and the resulting value is unspecified. An
  "inexact" floating-point exception is raised by the hardware when a conversion involves an integral floatingpoint value that is outside the range of the integer data type.

#### Conversion between Floating-Point Precision

To achieve maximum performance, compilers only perform conversion from float to double and from double to float within the IEEE standard range. These conversions will comply with the IEEE standard, except for denormal inputs, which are forced to zero. Conversion of numbers outside of the IEEE standard range is unspecified. Conversions with NaNs, infinities, or denormal results are also unspecified.

Conversions between Floating-Point and Strings

Conversions between floating-point and string values will adhere to both the extended single-precision floating-point range and the IEEE standard double-precision floating-point range.

#### 6.3.2. Overall Behavior of C Operators and Standard Library Math Functions

Library functions and compilers will obey the same general rules with respect to rounding and overflow. These rules differ, however, depending on whether the code is single precision or double precision.

Single-Precision Code

For single precision, the C operators (+, -, \*, and /) and the standard library math functions will have the following behavior:

- If the operation produces a value with a magnitude greater than the largest positive representable extended-precision number, the result will be FLT MAX with appropriate sign, and the overflow flag will be raised.
- When denormal values are given as function arguments, they will be treated as 0. In these cases, the function will set the underflow flag and return +0.
- Expressions will be evaluated using the round-towards-zero mode. Implementations that depend on other rounding directions for algorithm correctness will produce incorrect results and therefore cannot be used.
- The overflow flag will be set when FLT\_MAX is returned instead of a value whose magnitude is too large.
   Because infinity is undefined for single precision, FLT\_MAX will be used to signal infinity in situations where infinity would otherwise be generated on an IEEE754-compliant system. This modification will enable common trig identities to work.
- NaN is not supported and does not need to be copied from any input parameter.
- By default, compilers may perform optimizations for single-precision floating-point arithmetic that assume 1) that NaNs are never given as arguments and 2) that ±Inf will never be generated as a result.
- Compilers can assume that floating-point operations will not generate user-visible traps, such as division by zero, overflow, and underflow.
- Constant expressions that are evaluated at compile time will produce the same result as they would if they
  were evaluated at runtime. For example,

```
float x = 6.0e38f * 8.1e30f;
```

will be evaluated as FLT MAX.



Compilers may use single-precision contracted operations, such as Floating Reciprocal Absolute Square
Root Estimate (frsqest) or Floating Multiply and Add (fma), unless explicitly prohibited by FP\_CONTRACT
pragma or a no-fast-math compiler option. When contracted operations are used, ERRNO does not need to
be set.

#### Double-Precision Code

For double-precision floating-point, the C operators and standard library math functions will be compliant with the IEEE standard, with the following exceptions:

- When a NaN is produced as a result of an operation, it will always be a guiet QNaN.
- Denormal values will only be supported as results. A denormal operand is treated as 0 with same sign as the denormal operand.
- The default rounding mode for double precision is round to nearest.
- Compilers will not use contracted operations, such as Double Floating Multiply and Add (dfma), unless
  explicitly requested by FP\_CONTRACT pragma or a fast-math compiler option. When contracted operations
  are used, ERRNO does not need to be set.

#### 6.3.3. Floating-Point Expression Special Cases

The C99 standard describes several standard expression transformations that might fail to produce the required effect on the SPU:

•  $x/2 \rightarrow x*0.5$ 

Valid for this particular value because the value is an exact power of 2, but it is invalid in general (for example, x/10 = x\*0.1) because the floating-point constant is not exactly representable in any finite base-2 floating-point system.

•  $x*1 \rightarrow x$  and  $x/1 \rightarrow x$ 

Valid, except for the following two double precision situations: 1) If x is a SNaN or a non-default QNaN, the result will be a default QNaN, and 2) if x is a denormal number, the operation will force the input to zero with the appropriate sign.

•  $x/x \rightarrow 1.0$ 

Invalid for single precision when x is zero, and invalid for double precision when x is zero, Inf, or NaN.

• x-y -> -(y-x)

Valid for single precision because whenever a zero is generated as a result, it is a +0. For double precision, equivalence cannot be assumed. If x-y is generated by DFMS and -(y-x) is generated by DFNMS, and if the result is not a NaN, the expression is valid; however, if x-y and y-x are generated by the same type of operaton, zero results might have different signs, or for round to +/- infinity, non-zero results might differ by 1 ULP.

• x-x -> 0.0

Always valid for single precision, but the equivalence is invalid for double precision when x is either NaN or Inf. It is also invalid for double precision for round to –infinity, in which case the result will be -0.0.

•  $0*x \rightarrow 0.0$ 

Always valid for single precision, but invalid for double precision when x is a NaN, Inf or -0.

• x+0 -> x

Invalid in single precision, if x is a denormal operand. Invalid in double precision if x=0 under round-to-nearest, round to +infinity and truncate. Also invalid in double precision if x is a SNaN or non-default QNaN and if x is a denormal number, in which case x+0 becomes a zero with appropriate sign.

• x-0 -> x

Valid for single precision, except if x is a denormal operand. Invalid for double precision if x is an SNaN or non-default QNaN, if x is a denormal number, or if x is +0 and rounding mode is round to –infinity. In this last case, x-0 = +0-0 = -0. For any normalized operand the result is valid even with round to –infinity.



• -x -> 0-x

Always valid for single precision. Invalid for double precision in the following cases: 1) For NaNs the value of -x is undefined; the result will be different for all NaNs for a denormal operand x. 2) If x is +0 and the rounding mode is round to nearest-even, +infinity, or truncation, 0-x = +0 and -x = -0.

- x!=x -> false
   Always valid for single precision. For double precision, x=NaN always compares unordered, so x!=x -> true.
- x==x -> true
   Always valid for single precision. For double precision, x=NaN always compares unordered, so x==x ->
- x<y -> isless(x,y),
   x<=y -> islessequal(x,y),
   x>y -> isgreater(x,y), and
   x>=y -> isgreaterequal(x,y)

Valid. Exceptions are due to flags that are set as side effects when x or y are NaN under double precision. The FENV ACCESS pragma can change the invalid flag behavior.

#### 6.3.4. Specific Behavior of Standard Math Functions

This section describes the specific behavior of various floating-point functions declared in <code>math.h</code>. As noted, the SPU hardware has a direct effect on the behavior of floating-point functions. Because of the many differences between strict IEEE behavior and the hardware behavior, the standard math functions do not need to provide rigorous checks for exception situations and out-of-range conditions. Consequently, the results of many functions are redefined. The following is a list of differences:

- The function nanf() will return 0.
- The isnanf() macro will always return false.
- Unlike C99 standard specifications, single-precision versions of nearbyint, lrint, llrint, and fma round toward zero.
- Trig, hyperbolic, exponential, logarithmic, and gamma functions do not need to set the inexact flag when values are rounded.
- The boundary cases for frexp (NaN, exp) and modf (NaN,iptr) are not defined because these functions propagate and return NaN.
- nextafter(subnormal,y) will never raise an underflow flag. The functions nextafter() and nexttoward() will succeed when incrementing past the IEEE maximal float value.
- The following boundary cases will not be supported for single precision because infinity is not a valid argument: atanf (±inf), atan2f (±y, ±inf), atanf (±inf,x), atan2f (±inf,±inf), acoshf (+inf), asinhf (±inf), atanhf (±1), atanhf (±inf), coshf (±inf), sinhf (±inf), tanhf (±inf), expf (±inf), exp2f (±inf), expm1f (±inf), frexpr (±inf, &exp), ldexpf (±inf,ex), logf (+inf), log10f (+inf), log1pf (+inf), log2f (+inf), logbf (±inf), modff (±inf,iptr), scalbnf (±inf,n), cbrtf (±inf), fabsf (±inf), hypotf (±inf,y), powf (-1,±inf), powf (x,±inf), powf (±inf,y), sqrtf (±inf), erff (±inf), erfcf (±inf), lgammaf (±inf), tgammaf (+inf), ceilf (±inf), floorf (±inf), nearbyintf (±inf), roundf (±inf), rintf (±inf), lrintf (±inf), lrintf (±inf), remquof (±inf), and copysignf (±inf).
- For single precision, the following boundary cases will produce a non-IEEE-compliant result: acos(|x|>1), asinf(|x|>1), acoshf(x<1.0), atanhf(|x|>1), tgammaf(x<0), fmodf(x,0),  $ldexpf(x,BIG_INT)$ , logf(to), logf(tx<0), log10f(to), log10f(tx<0), log10f(to), 


- For single precision, the following boundary cases will not return NaN,: cosf(tinf), sinf(tinf),  $tanf(\pm inf)$ , tgammaf(-inf),  $fmodf(\pm inf, y)$ ,  $nextafterf(x, \pm inf)$ ,  $fmaf(\pm inf|0, 0|\pm inf, z)$ , and fmaf(tinf, 0, -+inf).
- Section "6.3.1. Floating-Point Conversions" describes the behavior of implicit conversions when a single precision value is passed as an argument to a double precision function or when a single precision variable is assigned the result of a double-precision function.



# Index

A	common intrinsic operations – compare, branch and halt
arithmetical shift right (spu_rlmaska), 45	branch indirect and set link if external data (spu_bisled), 28
C	element-wise compare absolute equal (spu cmpabseq), 28
C standard library, 91	element-wise compare absolute greater than
C++ standard library, 94	(spu_cmpabsgt), 28
•	element-wise compare equal (spu_cmpeq),
common intrinsic operations – arithmetic negative vector multiply and add	29
(spu_nmadd), 24	element-wise compare greater than
negative vector multiply and subtract	(spu_cmpgt), 30 halt if compare equal (spu_hcmpeq), 31
(spu_nmsub), 25	halt if compare equal (spu_ncmpeq), 31 halt if compare greater than (spu_hcmpgt), 31
vector add (spu_add), 19	common intrinsic operations – constant
vector add extended (spu_addx), 20	formation
vector floating-point reciprocal estimate (spu_re), 25	splat scalar to vector (spu_splats), 17
vector floating-point reciprocal square	common intrinsic operations – control
(spu_rsqrte), 25	disable interrupts (spu_idisable), 55
vector generate borrow (spu_genb), 20	enable interrupts (spu_ienable), 55
vector generate borrow extended	move from floating-point status and
(spu_genbx), 21	(spu_mffpscr), 55
vector generate carry (spu_genc), 21 vector generate carry extended (spu_gencx),	move from special purpose register (spu_mfspr), 56
21	move to floating-point status and control
vector multiply (spu_mul), 23	register (spu_mtfpscr), 56
vector multiply and add (spu_madd), 22	move to special purpose register (spu_mtspr)
vector multiply and shift right (spu_mulsr), 24	56
vector multiply and subtract (spu_msub), 23	stop and signal (spu_stop), 57 synchronize (spu_sync), 57
vector multiply high (spu_mulh), 23 vector multiply high high (spu_mule), 23	synchronize (spu_sync), 57 synchronize data (spu_dsync), 57
vector multiply high high and add	common intrinsic operations – data type
(spu_mhhadd), 22	conversion
vector multiply odd (spu_mulo), 24	convert floating point vector to signed
vector subtract (spu_sub), 26	(spu_convts), 18
vector subtract extended (spu_subx), 26	convert floating-point vector to unsigned
common intrinsic operations – bits and masking	integer vector (spu_convtu), 18
form select byte mask (spu_maskb), 33 form select halfword mask (spu_maskh), 33	round vector double to vector float (spu_roundtf), 19
form select word mask (spu_maskn), 33	sign extend vector (spu_extend), 19
gather bits from elements (spu_gather), 32	vector convert to float (spu convtf), 18
select bits (spu_sel), 34	common intrinsic operations – logical
shuffle bytes of a vector (spu_shuffle), 35	OR word across (spu_orx), 41
vector count leading zeros (spu_cntlz), 32	vector bit-wise AND (spu_and), 36
vector count ones for bytes (spu_cntb), 32	vector bit-wise AND with complement
common intrinsic operations – bytes	(spu_andc), 37
average of two vectors (spu_avg), 27 element-wise absolute difference (spu_absd),	vector bit-wise complement of AND (spu nand), 38
27	vector bit-wise complement of OR (spu_nor),
sum bytes into shorts (spu_sumb), 27	39
common intrinsic operations – channel control	vector bit-wise equivalent (spu_eqv), 38
read channel count (spu_readchcnt), 59	vector bit-wise exclusive OR (spu_xor), 42
read quadword channel (spu_readchqw), 59	vector bit-wise OR (spu_or), 40 vector bit-wise OR with complement
read word channel (spu_readch), 59	(spu_orc), 41
write quadword channel (spu_writechqw), 60	common intrinsic operations – scalar



extract vector element from vector	F
(spu_extract), 60 insert scalar into specified vector (spu_insert), 61	floating-point arithmetic on the SPU, 97
promote scalar to a vector (spu_promote), 63	G
common intrinsic operations – shift and rotate arithmetical shift right (spu_rlmaska), 45 element-wise rotate and mask algebraic by bits (spu_rlmaska), 45 element-wise rotate left (spu_rl), 43 element-wise rotate left and mask by bits (spu_rlmask), 44 element-wise shift left by bits (spu_sl), 52 logical shift right by bits (spu_rlmask), 44 quadword logical shift right (spu_rlmaskqw), 46 quadword logical shift right by bytes (spu_rlmaskqwbyte), 47 quadword logical shift right by bytes from bit shift count (spu_rlmaskqwbytebc), 48 quadword rotate left by bytes (spu_rlqwbyte), 50 rotate left and mask quadword by bits (spu_rlmaskqw), 46 rotate left and mask quadword by bytes (spu_rlmaskqwbyte), 47 rotate left and mask quadword by bytes from bit shift count (spu_rlmaskqwbytebc), 48 rotate left quadword by bytes from bit shift count (spu_rlmaskqwbytebc), 51 rotate quadword left by bits (spu_rlqw), 49 shift left quadword by bytes (spu_slqwbyte), 53 shift left quadword by bytes from (spu_slqwbytebc), 54 shift quadword left by bits (spu_slqw), 52 composite intrinsics (DMA), 65 Composite intrinsics (DMA), 65 composite intrinsics (DMA) spu_mfcdma32, 65 spu_mfcdma64, 65	generate controls for sub-quadword insertion si_cbd, 10 si_cbx, 10 si_cdd, 10 si_cdx, 10 si_chd, 11 si_chx, 11 si_cwd, 11 si_cwx, 11  H header files, 5  I inline assembly, 6 intrinsics arithmetic, 19 bits and mask, 32 byte operation, 27 channel control, 57 compare, branch and halt, 28 composite (DMA), 65 constant formation, 11, 17 control, 14, 55 conversion, 18 generic and built-ins, 15 logical intrinsics, 36 low-level specific and generic, 9 mapping with scalar operands, 15 scalar, 60 shift and rotate, 43 specific, 1, 9, 10 specific casting, 14 specific intrinsics not accessible through
spu_mfcstat, 66	generic intrinsics, 10
constant formation intrinsics si_il, 12 si_ila, 12 si_ilh, 12 si_ilhu, 12 si_ilhu, 12 si_iohl, 12	L logical shift right by bits (spu_rlmask), 44
—	mapping
control intrinsics si_stopd, 14  D  data types default alignments, 5 restrict type qualifier, 5 single token vector, 1, 85 type casting, 3 vector, 1, 2	SPU data types to Vector Multimedia Extension data types, 87 SPU intrinsics that are difficult to map to Vector Multimedia Extension intrinsics, 88 SPU intrinsics that map one to one with Vector Multimedia Extension intrinsics, 88 Vector Multimedia Extension data types to SPU data types, 85 Vector Multimedia Extension intrinsics that are difficult to map to SPU intrinsics, 87 Vector Multimedia Extension intrinsics that map one to one with SPU intrinsics, 86 with scalar operands, 15



memory load and store intrinsics	spu_read_machine_status, 84
si_lqa, 12	spu_read_signal1, 80
si_lqd, 12	spu_read_signal2, 80
si_lqr, 13 si_lqx, 13	spu_read_srr0, 84 spu_stat_event_status, 83
si_qx, 13 si_stqa, 13	spu_stat_event_status, 65 spu_stat_in_mbox, 81
si_stqd, 13	spu_stat_in_mbox, 81 spu_stat_out_intr_mbox, 82
si_stqr, 13	spu_stat_out_mbox, 81
si_stqx, 13	spu_stat_signal1, 80
<del>-</del> ·	spu_stat_signal2, 80
MFC synchronization commands, 73	spu_write_decrementer, 82
MFC utility functions, 67	spu_write_event_ack, 83
mfc_barrier, 74	spu_write_event_mask, 83
mfc_ceil128, 68	spu_write_out_intr_mbox, 81
mfc_ea2h, 67	spu_write_out_mbox, 81
mfc_ea2l, 67	spu_write_srr0, 84
mfc_eieio, 75	
mfc_get, 69 mfc_getb, 69	N
mfc_getf, 69	
mfc_getl, 71	no operation intrinsics
mfc_getlb, 71	si_lnop, 12 si_nop, 12
mfc_gettis, 71 mfc_gettis, 72	31_110p, 12
mfc_getllar, 72	^
mfc_hl2ea, 67	0
mfc_put, 68	operators
mfc_putb, 68	address, 2
mfc_putf, 69	assignment, 2
mfc_putl, 70	sizeof(), 2
mfc_putlb, 70	
mfc_putlf, 71	Р
mfc_putlic, 72	pointers
mfc_putlluc, 73	arithmetic and pointer dereferencing, 2
mfc_putqlluc, 73	•
mfc_read_atomic_status, 78	programmer directed branch prediction, 6
mfc_read_list_stall_status, 78	
mfc_read_tag_mask, 76	Q
mfc_read_tag_status, 77	quadword logical by bytes (spu_rlmaskqwbyte),
mfc_read_tag_status_all, 77	47
mfc_read_tag_status_any, 77	quadword logical shift right (spu_rlmaskqw), 46
mfc_read_tag_status_immediate, 77	
mfc_sndsig, 74	quadword logical shift right by bytes
mfc_sndsigb, 74	(spu_rlmaskqwbyte), 47
mfc_sndsigf, 74 mfc_stat_atomic_status, 79	quadword logical shift right by bytes from bit shift
mfc stat cmd queue, 75	count (spu_rlmaskqwbytebc), 48
mfc_stat_list_statl_status, 78	
mfc_stat_multi_src_sync_request, 79	R
mfc stat tag status, 78	restrict type qualifier, 5
mfc_stat_tag_update, 77	
mfc sync, 75	S
mfc_write_list_stall_ack, 78	
mfc_write_multi_src_sync_request, 79	shift right
mfc write tag mask, 75	arithmetical (spu_rlmaska), 45
mfc_write_tag_update, 76	logical by bits (spu_rlmask), 44
mfc_write_tag_update_all, 76	quadword logical (spu_rlmaskqw), 46
mfc_write_tag_update_any, 76	quadword logical by bytes
mfc_write_tag_update_immediate, 76	(spu_rlmaskqwbyte), 47 quadword logical by bytes from bit shift count
spu_read_decrementer, 82	(spu_rlmaskqwbytebc), 48
spu_read_event_mask, 83	
spu_read_event_status, 83	SPU target definition, 7
spu_read_in_mbox, 81	



٧

vector literals alternate format (for vector/SIMD compatibility), 4 standard format, 3

**End of Document**