

C/C++ Language Extensions for Cell Broadband Engine Architecture

Version 2.2.1

CBEA JSRE Series Cell Broadband Engine Architecture Joint Software Reference Environment Series

November 27, 2006



© Copyright International Business Machines Corporation, Sony Computer Entertainment Incorporated, Toshiba Corporation 2003, 2004, 2005, 2006

All Rights Reserved

Printed in the United States of America November 2006

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM PowerPC IBM Logo PowerPC Architecture ibm.com

Cell Broadband Engine is a trademark of Sony Computer Entertainment, Inc.

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Systems and Technology Group 2070 Route 52, Bldg. 330 Hopewell Junction, NY 12533-6351

The IBM home page can be found at **ibm.com**

The IBM semiconductor solutions home page can be found at ibm.com/chips

November 27, 2006



Table of Contents

About This Document	11
Audience	11
Version History	11
Related Documentation	15
Document Structure	15
Bit Notation	19
Byte Ordering and Element Numbering	19
Typographic Conventions	20
1. SPU Data Types and Program Directives	1
1.1. Data Types	1
1.2. Operating on Vector Types	2
1.2.1. sizeof() Operator	2
1.2.2. Assignment Operator	2
1.2.3. Address Operator 1.2.4. Pointer Arithmetic and Pointer Dereferencing	2 2
1.2.5. Type Casting	3
1.2.6. Vector Literals	3
1.3. Header Files	5
1.4. Restrict Type Qualifier	5
1.5. Alignment	5
1.5.1align_hint	6
1.6. Programmer Directed Branch Prediction	6
1.7. Inline Assembly	6
1.8. SPU Target Definition	7
2. SPU Low-Level Specific and Generic Intrinsics	9
2.1. Specific Intrinsics	9
2.1.1. Specific Casting Intrinsics	13
2.2. Generic Intrinsics and Built-ins	14
2.2.1. Mapping Intrinsics with Scalar Operands	14
2.2.2. Implicit Conversion of Arguments of Intrinsics	15
2.2.3. Notations and Conventions	15
2.3. Constant Formation Intrinsics	16
spu_splats: Splat Scalar to Vector	16
2.4. Conversion Intrinsics spu_convtf: Vector Convert to Float	17 17
spu_convts: Convert Floating-Point Vector to Signed Integer Vector	17
spu_convtu: Convert Floating-Point Vector to Unsigned Integer Vector	17
spu_extend: Sign Extend Vector	18
spu_roundtf: Round Vector Double to Vector Float	18
2.5. Arithmetic Intrinsics	18
spu_add: Vector Add	18
spu_addx: Vector Add Extended spu_genb: Vector Generate Borrow	19 19
spu_genbx: Vector Generate Borrow Extended	19
spu_genc: Vector Generate Carry	20
spu_gencx: Vector Generate Carry Extended	20
spu_madd: Vector Multiply and Add	20
spu_mhhadd: Vector Multiply High High and Add	20
spu_msub: Vector Multiply and Subtract	21
spu_mul: Vector Multiply	21
spu_mulh: Vector Multiply High spu_mule: Vector Multiply Even	21 22
spu_mulo: Vector Multiply Odd	22
spu_mulsr: Vector Multiply and Shift Right	22
spu_nmadd: Negative Vector Multiply and Add	23
spu_nmsub: Negative Vector Multiply and Subtract	23

IBM

spu_re: Vector Floating-Point Reciprocal Estimate	23
spu_rsqrte: Vector Floating-Point Reciprocal Square Root Estimate	23
spu_sub: Vector Subtract	24
spu_subx: Vector Subtract Extended	24
2.6. Byte Operation Intrinsics spu_absd: Element-Wise Absolute Difference	25 25
spu_avg: Average of Two Vectors	25
spu_sumb: Sum Bytes into Shorts	25 25
2.7. Compare, Branch and Halt Intrinsics	25
spu_bisled: Branch Indirect and Set Link if External Data	25 25
spu_cmpabseq: Element-Wise Compare Absolute Equal	26
spu_cmpabsgt: Element-Wise Compare Absolute Greater Than	26
spu_cmpeq: Element-Wise Compare Equal	26
spu_cmpgt: Element-Wise Compare Greater Than	27
spu_hcmpeq: Halt If Compare Equal	28
spu_hcmpgt: Halt If Compare Greater Than	29
2.8. Bits and Mask Intrinsics	29
spu_cntb: Vector Count Ones for Vytes	29
spu_cntlz: Vector Count Leading Zeros	29
spu_gather: Gather Bits From Elements	30
spu_maskb: Form Select Byte Mask spu_maskh: Form Select Halfword Mask	30
spu_maskw: Form Select Word Mask	30 31
spu_sel: Select Bits	31
spu_shuffle: Shuffle Bytes of a Vector	32
2.9. Logical Intrinsics	33
spu_and: Vector Bit-Wise AND	33
spu_andc: Vector Bit-Wise AND with Complement	34
spu_eqv: Vector Bit-Wise Equivalent	34
spu_nand: Vector Bit-Wise Complement of AND	35
spu_nor: Vector Bit-Wise Complement of OR	35
spu_or: Vector Bit-Wise OR	36
spu_orc: Vector Bit-Wise OR with Complement	36
spu_orx: OR Word Across	37
spu_xor: Vector Bit-Wise Exclusive OR	37
2.10. Shift and Rotate Intrinsics	38
spu_rl: Element-Wise Rotate Left by Bits spu_rlmask: Element-Wise Rotate Left and Mask by Bits	38 39
spu_rimask. Element-Wise Rotate Left and Mask Algebraic by Bits	39
spu_rimaska: Element-wise Rotate Left and Mask Quadword by Bits	40
spu_rlmaskqwbyte: Rotate Left and Mask Quadword by Bytes	41
spu_rlmaskqwbytebc: Rotate Left and Mask Quadword by Bytes From Bit Shift Count	42
spu_rlqw: Rotate Quadword Left by Bits	43
spu_rlqwbyte: Quadword Rotate Left by Bytes	43
spu_rlqwbytebc: Rotate Left Quadword by Bytes from Bit Shift Count	44
spu_sl: Element-Wise Shift Left by Bits	44
spu_slqw: Shift Quadword Left by Bits	45
spu_slqwbyte: Shift Left Quadword by Bytes	46
spu_slqwbytebc: Shift Left Quadword by Bytes from Bit Shift Count	47
2.11. Control Intrinsics spu_idisable: Disable Interrupts	47 47
spu_ionable: Enable Interrupts	47
spu_mffpscr: Move from Floating-Point Status and Control Register	48
spu_mfspr: Move from Special Purpose Register	48
spu_mtfpscr: Move to Floating-Point Status and Control Register	49
spu_mtspr: Move to Special Purpose Register	49
spu_dsync: Synchronize Data	49
spu_stop: Stop and Signal	49
spu_sync: Synchronize	50
2.12. Channel Control Intrinsics	50
spu_readch: Read Word Channel	51

	spu_readchqw: Read Quadword Channel spu_readchcnt: Read Channel Count spu_writech: Write Word Channel spu_writechqw: Write Quadword Channel 2.13. Scalar Intrinsics spu_extract: Extract Vector Element from Vector spu_insert: Insert Scalar into Specified Vector Element spu_promote: Promote Scalar to a Vector	51 52 52 52 52 52 52 54 55
3.	Composite Intrinsics spu_mfcdma32: Initiate DMA to/from 32-bit Effective Address spu_mfcdma64: Initiate DMA to/from 64-bit Effective Address	57 57 57
4.	 spu_mfcstat: Read MFC Tag Status Programming Support for MFC Input and Output 4.1. Structures mfc_list_element: DMA List Element for MFC List DMA 4.2. Effective Address Utilities mfc_ea21: Extract Lower 32 Bits from Effective Address mfc_ea21: Extract Lower 32 Bits from Effective Address mfc_ea21: Round Up Value to Next Multiple of 128 4.3. MFC DMA Commands mfc_put: Move Data from Local Storage to Effective Address with Barrier mfc_put: Move Data from Local Storage to Effective Address with Fance mfc_put: Move Data from Local Storage to Effective Address with Fance mfc_get: Move Data from Effective Address to Local Storage mfc_get: Move Data from Effective Address to Local Storage mfc_get: Move Data from Effective Address to Local Storage mfc_get: Move Data from Effective Address to Local Storage to Effective Address Using MFC List mfc_puti: Move Data from Local Storage to Effective Address Using MFC List mfc_puti: Move Data from Local Storage to Effective Address Using MFC List with Fance mfc_puti: Move Data from Local Storage to Effective Address Using MFC List with Fence mfc_puti: Move Data from Effective Address to Local Storage Using MFC List with Fence mfc_getl: Move Data from Effective Address to Local Storage Using MFC List with Fence mfc_getli: Move Data from Effective Address to Local Storage Using MFC List with Fence mfc_getli: Move Data from Effective Address to Local Storage Using MFC List with Fence mfc_getli: Move Data from Effective Address to Local Storage Using MFC List with Fence mfc_getli: Move Data from Effective Address to Local Storage Using MFC List with Fence mfc_getli: Get Lock Line and Create Reservation mfc_getli: Get Lock Line and Create Reservation mfc_putilic: Put Queued Lock Line Unconditional 4.6. MFC Syn	58 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 59 60 60 61 61 62 62 63 63 64 46 55 56 66 66 67 67 67 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 <td< td=""></td<>
	mfc_write_tag_update_all: Request That Tag Status be Updated When all Enabled Tag Grou Have No Outstanding Operation mfc_stat_tag_update: Check Availability of Tag Update Request Status Channel	68 68



	mfc_read_tag_status: Wait for an Updated Tag Status mfc_read_tag_status_immediate: Wait for the Updated Status of Any Enabled Tag Group mfc_read_tag_status_any: Wait for No Outstanding Operation of any Enabled Tag Group mfc_read_tag_status_all: Wait for No Outstanding Operation of all Enabled Tag Groups mfc_stat_tag_status: Check Availability of MFC_RdTagStat Channel mfc_read_list_stall_status: Read List DMA Stall-and-Notify Status mfc_stat_list_stall_status: Check Availability of List DMA Stall-and-Notify Status mfc_write_list_stall_ack: Acknowledge Tag Group Containing Stalled DMA List Commands mfc_read_atomic_status: Check Availability of Atomic Command Status	69 69 69 69 70 70 70 70 70
	4.8. MFC Multisource Synchronization Request mfc_write_multi_src_sync_request: Request Multisource Synchronization	71 71
	mfc_stat_multi_src_sync_request: Check the Status of Multisource Synchronization 4.9. SPU Signal Notification	71 71
	spu_read_signal1: Atomically Read and Clear Signal Notification 1 Channel	71
	spu_stat_signal1: Check if Pending Signals Exist on Signal Notification 1 Channel	71
	spu_read_signal2: Atomically Read and Clear Signal Notification 2 Channel	72
	spu_stat_signal2: Check if any Pending Signals Exist on Signal Notification 2 Channel	72
	4.10. SPU Mailboxes	72
	spu_read_in_mbox: Read Next Data Entry in SPU Inbound Mailbox spu_stat_in_mbox: Get the Number of Data Entries in SPU Inbound Mailbox	72 72
	spu_stat_in_moox. Get the Number of Data Entries in Sir O inboding Malibox spu_write_out_mbox: Send Data to SPU Outbound Mailbox	72
	spu_stat_out_mbox: Get Available Capacity of SPU Outbound Mailbox	73
	spu_write_out_intr_mbox: Send Data to SPU Outbound Interrupt Mailbox	73
	spu_stat_out_intr_mbox: Get Available Capacity of SPU Outbound Interrupt Mailbox	73
	4.11. SPU Decrementer	73
	spu_read_decrementer: Read Current Value of Decrementer spu_write_decrementer: Load a Value to Decrementer	73 73
	4.12. SPU Event	73
	spu_read_event_status: Read Event Status or Stall Until Status is Available	74
	spu_stat_event_status: Check Availability of Event Status	74
	spu_write_event_mask: Select Events to be Monitored by Event Status	74
	spu_write_event_ack: Acknowledge Events	74 75
	spu_read_event_mask: Read Event Status Mask 4.13. SPU State Management	75 75
	spu_read_machine_status: Read Current SPU Machine Status	75
	spu_write_srr0: Write to SPU SRR0	75
	spu_read_srr0: Read SPU SRR0	75
5. SPU	and Vector Multimedia Extension Intrinsics	76
	5.1. Mapping of Vector Multimedia Extension Intrinsics to SPU Intrinsics	76
	5.1.1. Data Types	76
	5.1.2. One-to-One Mapped Intrinsics	77
	5.1.3. Vector Multimedia Extension Intrinsics That Are Difficult to Map to SPU Intrinsics	78 70
	5.2. Mapping of SPU Intrinsics to Vector Multimedia Extension Intrinsics 5.2.1. Data Types	78 78
	5.2.2. One-to-One Mapped Intrinsics	78
	5.2.3. SPU Intrinsics That Are Difficult to Map to Vector Multimedia Extension Intrinsics	79
6. PPU	Intrinsics	81
	cctph: Change Thread Priority to High	81
	cctpl: Change Thread Priority to Low	81
	cctpm: Change Thread Priority to Medium	81
	cntlzd: Count Leading Doubleword Zeros cntlzw: Count Leading Word Zeros	82 82
	db10cyc: Delay 10 Cycles at Dispatch	82
	db12cyc: Delay 12 Cycles at Dispatch	82
	db16cyc: Delay 16 Cycles at Dispatch	83
	db8cyc: Delay 8 Cycles at Dispatch	83 02
	dcbf: Data Cache Block Flush dcbst: Data Cache Block Store	83 83
	dcbt: Data Cache Block Touch	84

IBM

dcbt_TH1000: Start Streaming Data	84
	-
dcbt_TH1010: Stop Streaming Data	84
dcbtst: Data Cache Block Touch for Store	85
dcbz: Data Cache Block Set to Zero	85
eieio: Enforce In-Order Execution of I/O	85
fabs: Double Absolute Value	86
	86
fcfid: Convert Doubleword to Double	86
fctid: Convert Double to Doubleword	86
fctidz: Convert Double to Doubleword with Round Toward Zero	86
fctiw: Convert Double to Word	87
fctiwz: Convert Double to Word with Round Towards Zero	87
fmadd: Double Fused Multiply and Add	87
fmadds: Float Fused Multiply and Add	87
fmsub: Double Fused Multiply and Subtract	88
fmsubs: Float Fused Multiply and Subtract	88
fmul: Double Multiply	88
fmuls: Float Multiply	88
fnabs: Double Negative Absolute	89
fnabsf: Float Negative Absolute Value	89
fnmadd: Double Fused Negative Multiply and Add	89
fnmadds: Float Fused Negative Multiply and Add	89
fnmsub: Double Fused Negative Multiply and Subtract	90
fnmsubs: Float Fused Negative Multiply and Subtract	90
fres: Float Reciprocal Estimate	90
	90
frsp: Round to Single Precision	
frsqrte: Double Reciprocal Square Root Estimate	90
fsel: Floating Point Select of Double	91
fsels: Floating Point Select of Float	91
fsqrt: Double Square Root	91
fsqrts: Float Square Root	91
icbi: Instruction Cache Block Invalidate	92
isync: Instruction Sync	92
Idarx: Load Doubleword with Reserved	92
Idbrx: Load Reversed Doubleword	92
Ihbrx: Load Reversed Halfword	93
Iwarx: Load Word with Reserved	93
 Iwbrx: Load Reversed Word	93
lwsync: Light Weight Sync	93
mffs: Move from Floating-Point Status and Control Register	94
mfspr: Move from Special Purpose Register	94
	-
mftb: Move from Time Base	94
mtfsb0: Set Field of FPSCR	94
mtfsb1: Unset Field of FPSCR	95
mtfsf: Set Fields in FPSCR	
	95
mtfsfi: Set Field FPSCR from Other Field	95
mtspr: Move to Special Purpose Register	95
mulhdu: Multiply Double Unsigned Word, High Part	95
mulhd: Multiply Doubleword, High Part	96
mulhwu: Multiply Unsigned Word, High Part	96
mulhw: Multiply Word, High Part	96
nop: No Operation	97
rldcl: Rotate Left Doubleword then Clear Left	97
rldcr: Rotate Left Doubleword then Clear Right	97
rldic: Rotate Left Doubleword Immediate then Clear	97
rldicl: Rotate Left Doubleword Immediate then Clear Left	98
rIdicr: Rotate Left Doubleword Immediate then Clear Right	98
rldimi: Rotate Left Doubleword Immediate then Mask Insert	99
rlwimi: Rotate Left Word Immediate then Mask Insert	99
	99
	99
rlwnm: Rotate Left Word then AND with Mask	99

vi Table of Cont	ents
------------------	------

IBM
100
100
100

100
100
100
101
101
101
103
103
103
104
105
106
106
109
109
110
110
110
111
111
111
112
113
114
117

__setflm: Save and Set the FPSCR



List of Tables

Table 1-1: Vector Data Types	1
Table 1-2: Single Token Vector Data Types	1
Table 1-3: Vector Pointer Types and Matching Base Element Pointer Types	3
Table 1-4: Vector Literal Format and Description	4
Table 1-5: Alternate Vector Literal Format and Description	4
Table 1-6: Default Data Type Alignments	5
Table 2-7: Assembly Instructions for Which No Specific Intrinsic Exists	9
Table 2-8: Specific Intrinsics Not Accessible through Generic Intrinsics	9
Table 2-9: Specific Casting Intrinsics	13
Table 2-10: Possible Uses of Immediate Load Instructions for Various Values of Constant b	15
Table 2-11: Replicate (Splat) a Scalar across a Vector	16
Table 2-12: Convert an Integer Vector to a Vector Float	17
Table 2-13: Convert a Vector Float to a Signed Integer Vector	17
Table 2-14: Convert a Vector Float to an Unsigned Integer Vector	17
Table 2-15: Sign Extend Vector Elements	18
Table 2-16: Round a Vector Double to a Float	18
Table 2-17: Vector Add	18
Table 2-18: Vector Add Extended	19
Table 2-19: Vector Generate Borrow	19
Table 2-20: Vector Generate Borrow Extended	19
Table 2-21: Vector Generate Carry Table 2-22: Vector Generate Carry Extended	20 20
Table 2-22: Vector Multiply and Add	20
Table 2-24: Vector Multiply and Add	20
Table 2-25: Vector Multiply and Subtract	21
Table 2-26: Multiply Floating-Point Elements	21
Table 2-27: Vector Multiply High	21
Table 2-28: Multiply Four (16-bit) Even-Numbered Integer Elements	22
Table 2-29: Multiply Four (16-bit) Odd-Numbered Integer Elements	22
Table 2-30: Vector Multiply and Shift Right	22
Table 2-31: Negative Vector Multiply and Add	23
Table 2-32: Negative Vector Multiply and Subtract	23
Table 2-33: Vector Floating-Point Reciprocal Estimate	23
Table 2-34: Vector Reciprocal Square Root Estimate	23
Table 2-35: Vector Subtract	24
Table 2-36: Vector Subtract Extended	24
Table 2-37: Absolute Difference of Sixteen (8-bit) Unsigned Integer Elements	25
Table 2-38: Average Sixteen (8-bit) Integer Elements	25
Table 2-39: Sum Sixteen (8-bit) Unsigned Integer Elements	25
Table 2-40: Branch Indirect and Set Link If External Data	26
Table 2-41: Compare Absolute Equal Element by Element	26
Table 2-42: Compare Absolute Greater Than Element by Element	26
Table 2-43: Compare Equal Element by Element	26
Table 2-44: Compare Greater Than Element by Element	27
Table 2-45: Halt If Compare Equal	28
Table 2-46: Halt If Compare Greater Than Table 2-47: Count Ones for Bytes	29 29
Table 2-48: Count Leading Zero for Words	29
Table 2-49: Gother Bits from a Vector of Bytes, Halfwords, or Words	30
Table 2-50: Form Selection Mask for a Vector of Bytes	30
Table 2-50: Form Selection Mask for Vector of Bytes	30
Table 2-52: Form Selection Mask for Vector of Words	31
Table 2-53: Select Bits from Vector of Bytes	31
Table 2-54: Shuffle Two Vectors of Bytes	32
Table 2-55: Vector Bit-Wise AND	33
Table 2-56: Vector Bit-Wise AND with Complement	34
Table 2-57: Vector Bit-Wise Equivalent	34
Table 2-58: Vector Bit-Wise Complement of AND	35

IBM

0		_ · _
	Table 2-59: Vector Bit-Wise Complement of OR	35
	Table 2-60: Vector Bit-Wise OR	36
	Table 2-61: Vector Bit-Wise OR with Complement	37
	Table 2-62: OR Word Elements Across	37
	Table 2-63: Vector Bit-Wise Exclusive OR	37
	Table 2-64: Element-Wise Rotate Left by Bits	38
	Table 2-65: Element-Wise Rotate Left and Mask by Bits	39
	Table 2-66: Element-Wise Rotate Left and Mask Algebraic by Bits	40
	Table 2-67: Rotate Left and Mask Quadword by Bits	40
	Table 2-68: Rotate Left and Mask Quadword by Bytes	41
	Table 2-69: Rotate Left and Mask Quadword by Bytes from Bit Shift Count	42
	Table 2-70: Rotate Quadword Left by Bits	43
	Table 2-71: Quadword Rotate Left by Bytes	43 44
	Table 2-72: Rotate Left Quadword by Bytes from Bit Shift Count Table 2-73: Element-Wise Shift Left by Bits	44 45
	Table 2-74: Shift Quadword Left by Bits	45 45
	Table 2-75: Shift Left Quadword by Bytes	46
	Table 2-76: Shift Left Quadword by Bytes from Bit Shift Count	47
	Table 2-77: Disable Interrupts	47
	Table 2-78: Enable Interrupts	48
	Table 2-79: Move from Floating-Point Status and Control Register	48
	Table 2-80: Move from Special Purpose Register	48
	Table 2-81: Move to Floating-Point Status and Control Register	49
	Table 2-82: Move to Special Purpose Register	49
	Table 2-83: Synchronize Data	49
	Table 2-84: Stop and Signal	49
	Table 2-85: Synchronize	50
	Table 2-86: SPU Channel Numbers	50
	Table 2-87: MFC Channel Numbers	50
	Table 2-88: Read Word Channel	51
	Table 2-89: Read Quadword Channel	51
	Table 2-90: Read Channel Count	52
	Table 2-91: Write Word Channel Table 2-92: Write Quadword Channel	52 52
	Table 2-93: Extract Vector Element from the Specified Element	53
	Table 2-94: Insert Scalar into Specified Vector Element	54
	Table 2-95: Promote Scalar to Vector	55
	Table 3-96: Initiate DMA to/from 32-Bit Effective Address	57
	Table 3-97: Initiate DMA to/from 64-Bit Effective Address	57
	Table 3-98: Read MFC Tag Status	58
	Table 4-99: MFC DMA Command Mnemonics	60
	Table 4-100: MFC List DMA Command Mnemonics	62
	Table 4-101: MFC Atomic Update Command Mnemonics	64
	Table 4-102: MFC Synchronization Command Mnemonics	65
	Table 4-103: MFC Write Tag Update Conditions	68
	Table 4-104: Read Atomic Command Status or Stall Until Status Is Available	70
	Table 4-105: MFC Event Bit-Fields	74
	Table 5-106: Vector Multimedia Extension Single Token Vector Data Types	76
	Table 5-107: Mapping of Vector Multimedia Extension Data Types to SPU Data Types	76
	Table 5-108: Vector Multimedia Extension Intrinsics That Map One-to-One with SPU Intrinsics	77 78
	Table 5-109: Vector Multimedia Extension Intrinsics That Are Difficult to Map to SPU Intrinsics Table 5-110: Mapping of SPU Data Types to Vector Multimedia Extension Data Types	78
	Table 5-111: SPU Intrinsics That Map One-to-One with Vector Multimedia Extension Data Types	78
	Table 5-112: SPU Intrinsics That Are Difficult to Map to Vector Multimedia Extension Intrinsics	79
	Table 6-113: Change Thread Priority to High	81
	Table 6-114: Change Thread Priority to Low	81
	Table 6-115: Change Thread Priority to Medium	81
	Table 6-116: Count Leading Doubleword Zeros	82
	Table 6-117: Count Leading Word Zeros	82
	Table 6-118: Delay 10 Cycles At Dispatch	82
	Table 6-119: Delay 12 Cycles At Dispatch	82
	Table 6-120: Delay 16 Cycles At Dispatch	83



Table 6-121: Delay 8 Cycles At Dispatch	83
Table 6-122: Data Cache Block Flush	83
Table 6-122: Data Cache Block Store	83
Table 6-123: Data Cache Block Touch	84
Table 6-125: Start Streaming Data	84
Table 6-126: Stop Streaming Data	85
Table 6-127: Data Cache Block Touch For Store	85
Table 6-128: Data Cache Block Set to Zero	85
Table 6-129: Enforce In-Order Execution of I/O	85
Table 6-130: Double Absolute Value	86
Table 6-131: Float Absolute Value	86
Table 6-132: Convert Doubleword to Double	86
Table 6-133: Convert Doubleto Doubleword	86
Table 6-134: Convert Double to Doubleword with Round Toward Zero	87
Table 6-135: Convert Double to Word	87
Table 6-136: Convert Double to Word with Round Towards Zero	87
Table 6-137: Double Fused Multiply and Add	87
Table 6-138: Float Fused Multiply and Add	87
Table 6-139: Double Fused Multiply and Subtract	88
Table 6-140: Float Fused Multiply and Subtract	88
Table 6-141: Double Multiply	88
Table 6-142: Float Multiply	88
Table 6-143: Double Negative Absolute	89
Table 6-144: Float Negative Absolute Value	89
Table 6-145: Double Fused Negative Multiply and Add	89
Table 6-146: Float Fused Negative Multiply and Add	89
Table 6-147: Double Fused Negative Multiply and Subtract	90
Table 6-148: Float Fused Negative Multiply and Subtract	90
Table 6-150: Float Reciprocal Estimate	90
Table 6-151: Round to Single Precision	90
Table 6-152: Double Reciprocal Square Root Estimate	91
Table 6-153: Floating Point Select of Double	91
Table 6-154: Floating Point Select of Float	91
Table 6-155: Double Square Root	91
Table 6-156: Float Square Root	91
Table 6-157: Instruction Cache Block Invalidate	92
Table 6-158: Instruction Sync	92
Table 6-159: Load Doubleword with Rerserved	92
Table 6-160: Load Reserved Doubleword	92
Table 6-161: Load Reversed Halfword	93
Table 6-162: Load Word with Reserved	93
Table 6-163: Load Reversed Word	93
Table 6-164: Light Weight Sync	93
Table 6-165: Move from Floating-Point Status and Control Register	94
Table 6-166: Move from Special Purpose Register	94
Table 6-167: Move from Time Base	94
Table 6-168: Set Field of FPSCR	94
Table 6-169: Unset Field of FPSCR	95
Table 6-170: Set Fields in FPSCR	95
Table 6-171: Set Field FPSCR from Other Field	95
Table 6-172: Move to Special Purpose Register	95
Table 6-173: Multiply Double Unsigned Word, High Part	96
Table 6-174: Multiply Doubleword, High Part	96
Table 6-175: Multiply Unsigned Word, High Part	96
Table 6-176: Multiply Word, High Part	96
Table 6-177: No Operation	97
Table 6-179: Rotate Left Doubleword then Clear Left	97
Table 6-180: Rotate Left Doubleword then Clear Right	97
Table 6-181: Rotate Left Doubleword Immediate then Clear Table 6-182: Rotate Left Doubleword Immediate then Clear Left	98
Table 6-182: Rotate Left Doubleword Immediate then Clear Right	98 98
rasie of 100. Notate Lett Doubleword inimediate then Clear Right	96

x	Table of Contents		IBM
		Table 6-184: Rotate Left Doubleword Immediate then Mask Insert	99
		Table 6-185: Rotate Left Word Immediate then Mask Insert	99
		Table 6-186: Rotate Left Word Immediate then AND With Mask	99
		Table 6-187: Rotate Left Word then AND With Mask	99
		Table 6-188: Save and Set the FPSCR	100
		Table 6-189: Store Reversed Doubleword	100
		Table 6-190: Store Doubleword Conditional	100
		Table 6-192: Store Reversed Halfword	100
		Table 6-193: Store Reversed Word	101
		Table 6-194: Store Word Conditional	101
		Table 6-195: Sync	101
		Table 7-196: C Library Header Files	103

Table 7-196: C Library Header Files
Table 7-197: Vector Formats
Table 7-198: C++ Library Header Files
Table 7-199: New and Traditional C++ Library Header Files
Table 8-200: Values for Floating-Point Type Properties
Table 8-201: Macros for Floating-Point Exceptions
Table 8-202: Floating-Point Constants

List of Figures

Figure 1-1: Big-Endian Byte/Element Ordering for Vector Types	19
Figure 2-2: Shuffle Pattern	32



About This Document

This document describes language extension specifications that allow software developers to access hardware features that are not easily accessible from a high level language, such as C or C++, in order to obtain the best performance from a Synergistic Processor Unit (SPU) and a Power Processing Unit (PPU) of the Cell Broadband Engine[™] (CBE). This document also includes function specifications to facilitate communication between SPUs and PPU, and it lists a minimal set of standard library functions that must be provided as part of a standard SPU programming environment.

Audience

This document is intended for system and application programmers who want to write SPU and PPU programs for a CBEA-compliant processor.

Version History

This section describes significant changes made to each version of this document.

Version Number & Date	Changes
V 2.2.1 November 27, 2006	Applied the changes made in the following requests: TWG_RFC00074-0, TWG_RFC00075-0, TWG_RFC00076-0, TWG_RFC00078-3, TWG_RFC00083-1, TWG_RFC00086-0, TWG_RFC00087-0, and TWG_RFC00089-1.
v. 2.2 October 11, 2006	Applied the changes made in the following requests: TWG_RFC00056-0, TWG_RFC00057-0, TWG_RFC00058-2, TWG_RFC00061-1, TWG_RFC00060-1, TWG_RFC00062-0, TWG_RFC00066-2, TWG_RFC00067-2, TWG_RFC00068-0, and TWG_RFC00070-1.
	Changed document title because its contents are no longer limited to the SPU. Changed the sections "About this Document" and "Audience" accordingly. Applied TWG_RFC00053-0, TWG_RFC00054-1, and TWG_RFC00055-0.
	Replaced uses of a protected name by references to the document <i>Altivec Technology Programming Interface Manual</i> ' per TWG_RFC00050-1 and TWG_RFC00052-0.
	Corrected several operand errors related to spu_sub, which is the arithmetic intrinsic for vector subtraction (TWG_RFC00046-0: CORRECTION NOTICE).
	Corrected various documentation errors; for example, changed sample code demonstrating how to restore the Stack Pointer Information register as a result of invoking the longjmp function (TWG_RFC00047-0: CORRECTION NOTICE).
	Specified that alternate vector syntax for vector literals is optional rather than mandatory (TWG_RFC00050).
v. 2.1 October 20, 2005	Added a sub-section called "Malloc Heap" to the C library section of the "C and C++ Standard Libraries" chapter. This section is related to an attempt to define a standard process for memory heap initialization and stack management (TWG_RFC00024-3).
	In the "SPU and Vector Multimedia Extension Intrinsics" chapter, clarified which intrinsic mappings are required according to this specification and which are not because a straightforward mapping does not exist. Provided additional explanations regarding the intrinsics that are difficult to map (TWG_RFC00034-1: CORRECTION NOTICE).
	Corrected the description of the si_stqx instruction (TWG_RFC00035-0:



Version Number & Date	Changes
	CORRECTION NOTICE).
	Corrected various documentation errors; for example, changed several descriptions in the "Alternate Vector Literal Format and Description" table.
	(TWG_RFC00036-0: CORRECTION NOTICE, TWG_RFC00041-0: CORRECTION NOTICE, TWG_RFC00045-0: CORRECTION NOTICE).
	Changed "Broadband Processor Architecture" to "Cell Broadband Engine [™] Architecture", and changed "BPA" to "CBEA" (TWG_RFC00037-0: CORRECTION NOTICE).
	Deleted several references to BE revisions DD1.0 and DD2.0 (TWG_RFC00040-0: CORRECTION NOTICE).
	Added a new chapter describing MFC I/O intrinsics; these intrinsics facilitate MFC programming by defining a common set of utility functions (TWG_RFC00043-2).
v. 2.0 July 11, 2005	Deleted several sections in the "About This Document" chapter. Changed two entries in the Write Word Channel table from <pre>si_wrch(channel,</pre>
	<pre>si_to_int(a)) to si_wrch(channel, si_from_int(a)). Clarified that the syntax for vector type specifiers does not allow the use of a typedef name as a type specifier. (All changes per TWG_RFC00032-0: CORRECTION NOTICE.)</pre>
v. 1.9	Added new chapter describing C and C++ Libraries (TWG_RFC00018-5).
June 10, 2005	Added new chapter describing SPU floating-point arithmetic (TWG_RFC00027-1).
	Changed "Broadband Engine" or "BE" to "a processor compliant with the Broadband Processor Architecture" or "a processor compliant with BPA"; changed VMX to Vector Multimedia Extension; changed Synergistic Processing Element to Synergistic Processor Element; and changed Synergistic Processor Unit to Synergistic Processor Unit. Defined a PPU as a PowerPC Processor Unit on first major instance. Corrected several book references and changed copyright page so that trademark owners were specified. (All changes per TWG_RFC00031-0: CORRECTION NOTICE.)
	Made miscellaneous changes to the "About This Document" section.
v. 1.8 May 12, 2005	Added new channel number for multisource synchronization requests (TWG_RFC00023-1).
	Corrected example describing loading of misaligned vectors.
	Changed PU to PPU and SPC to SPE; changed "PU-to-SPU" (mailboxes) and "SPU-to-PU" to "inbound" and "outbound" respectively (TWG_RFC00028-1: CORRECTION NOTICE).
	Changed the name of spu_mulhh to spu_mule (TWG_RFC00021-0).
	Updated channel names to coincide with BPA channel names (TWG_RFC00029-1).
v. 1.7 July 16, 2004	Clarified that channel intrinsics must not be reordered with respect to other channel commands or volatile local-storage memory accesses (TWG_RFC00007-1).
	Warned that compliant compilers may ignore <u>align_hint</u> intrinsics (TWG_RFC00008-1).
	Added an additional SPU instruction, orx (TWG_RFC00010-0).
	Added mnemonics for channels that support reading the event mask and tag mask (TWG_RFC00011-0).
	Specified that spu_ienable and spu_idisable intrinsics do not have return values (TWG_RFC00013-0).

M

Version Number & Date	Changes				
	Moved paragraph beginning "This intrinsic is considered volatile" from <pre>spu_mfspr intrinsic to spu_mtfpscr (TWG_RFC00014-0).</pre>				
	Changed the descriptions for si_lqd and si_stqd intrinsics (TWG_RFC00015-1).				
	Provided new descriptions of various rotation-and-mask intrinsics, specifically: spu_rlmask, spu_rlmaska, spu_rlmaskqw,				
	<pre>spu_rlmaskqwbyte, and spu_rlmaskqwbytebc. These descriptions include pseudo-code examples (TWG_RFC00016-1).</pre>				
	Made miscellaneous editorial changes.				
v. 1.6 March 12, 2004	Made miscellaneous editorial changes.				
v. 1.5 February 25, 2004	Changed formatting of document so that it reflects the typographic conventions described on page 19. Made miscellaneous editorial changes.				
	Changed some of the parameter types for spu_mfcdma32 and spu_mfcdma64, as requested in TWG_RFC00002.				
	Inserted new specifications for the vector literal format, as requested in TWG_RFC00003.				
v. 1.4 January 20, 2004	Changed document to new format, including front matter. Made miscellaneous editorial changes.				
v. 1.3 November 4, 2003	Added enable/disable interrupt intrinsics.				
v. 1.2 September 2, 2003	Changed parameter types of spu_sel intrinsic to be compatible with Vector Multimedia Extension's vec_sel.				
	Added si_stopd specific intrinsic.				
	Corrected tables for spu_genb and spu_genc generic intrinsics.				
v. 1.1 June 15, 2003	Made changes to support RFC 24. Added isolation control channel 64.				
	Made changes to support RFC 33. Removed spu_addc, spu_addsc, spu_subb, and spu_subsb. Added spu_addx, spu_subx, spu_genc, spu_gencx, spu_genb, and spu_genbx.				
v. 1.0	Made minor corrections.				
April 28, 2003					
v. 0.9 March 7, 2003	Added new intrinsics to support new or modified instructions. These include: fscrrd, fscrwr, stop, dfma, mpyhhau, mpyhhu, rotqmbybi, iret, lqr, and stqr. Also added intrinsics to support new feature bits for iret, bisled, bihnz, and sync.				
v. 0.8 January 23, 2003	Improved documentation of specific intrinsics. Completely defined parameter ordering and immediate sizes.				
	Defined new global (spu_intrinsics.h) and compiler specific (spu_internals.h) header files. Specified that single token vector types and channel enumerants are declared in spu_intrinsics.h.				
	Added specific pointer casting intrinsics.				
	Added standardizedSPU conditional compilation control.				
	Changed specific convert intrinsics to unbiased scale parameters, such as generic intrinsics.				
	Specified that the bisled target function does not observe the standard calling convention with respect to volatile registers.				
v. 0.7	Specified that gcc-style inline assembly is required.				
November 18, 2002	Specified thatbuiltin_expect is required.				
	Added bisled specific and generic intrinsics.				



Version Number & Date	Changes				
	Addedalign_hint intrinsic.				
	Specified that the restrict type qualifier is required.				
	Specified that out-of-range scale factors on generic conversion intrinsics return an error.				
v. 0.6	Changed document title to include C++.				
September 24, 2002	Made miscellaneous clarifications and typing corrections.				
	Changed $\mathtt{spu_eqv}$ to return the same vector type as its inputs.				
	Changed spu_and, spu_or, and spu_xor to accept immediate values of the same type as the elements of parameter <i>a</i> .				
	Added specific casting intrinsics.				
	Changed default action on out-of-range immediate values for specific intrinsics to issuing an error.				
	Added documentation of thebuiltin_expect builtin.				
	Completed SPU-to-Vector Multimedia Extension intrinsic mapping section.				
v. 0.5 August 27, 2002	Edited discussion of Vector Multimedia Extension-to-SPU intrinsic mapping.				
	Removed appendices.				
	Added support for 32-bit read and write channel intrinsics. Renamed quadword channel read and write to readchqw and writechqw.				
v. 0.4	Corrected the instruction mapping for spu_promote and spu_extract.				
August 5, 2002	Specified that instruction mapping for generic intrinsics spu_re and spu_rsqrte include the FI (floating-point interpolate) instruction.				
	Renamed spu_splat to spu_splats (scalar splat) to avoid confusion with vec_splat.				
	Added documentation about the size of the immediate intrinsic forms.				
	Changed all vector signed long to vector signed long long.				
	Changed <i>count</i> to unsigned for spu_sl, spu_slqw, spu_slqwbyte, and spu_slqwbytebc.				
	Changed <i>count</i> to signed for spu_rl, spu_rlmask and spu_rlmaska.				
	Specified that the return value of spu_cntlz is an unsigned value.				
	Corrected description of spu_gather intrinsic.				
	Edited mapping documentation of scalars for spu_and, spu_or, and spu_xor.				
	Removed vector input forms of spu_hcmpeq and spu_hcmpgt.				
v. 0.3 July 16, 2002	Added fsmbi to literal constructor instructions. Added fsmbi (immediate form) to spu_maskb intrinsic.				
	Added vector forms to compare and halt (spu_hcmpeq and spu_hcmpgt) intrinsics.				
	Added qword data type as the only vector type accepted by specific intrinsics.				
	Added typedefs for the vector types as the basic types used for code portability.				
	Merged all spu_splat generic intrinsics into a single intrinsic.				
	Dropped spu_load, spu_store, and spu_insertctl generic intrinsics.				
v. 0.2	Incorporated changes and suggestions from Peng.				
July 9, 2002	Changed vector long types to vector long long.				
v. 0.1 June 21, 2002	First version of the language extension specification. Initial specification based on the Tobey compiler intrinsics specification.				



Related Documentation

The following table provides a list of references and supporting materials for this document:

Document Title	Version	Date
ISO/IEC Standard 9899:1999 (C Standard)		
ISO/IEC Standard14882:1998 (C++ Standard)		
IEEE-754 (Standard for Binary Floating-Point Arithmetic)		
Synergistic Processor Unit Instruction Set Architecture	1.11	October 2006
Cell Broadband Engine [™] Architecture	1.01	October 2006
Tool Interface Standard (TIS), Executable and Linking Format (ELF) Specification	1.2	May 1995
Tool Interface Standard (TIS), DWARF Debugging Information Format Specification	2.0	May 1995
PowerPC Virtual Environment Architecture, Book II	2.02	January 2005

Document Structure

This document contains the following major sections:

- 1. SPU Data Types and Program Directives
- 2. SPU Low-Level Specific and Generic Intrinsics
- 3. Composite Intrinsics




- 4. Programming Support for MFC Input and Output
- 5. SPU and Vector Multimedia Extension Intrinsics



- 7. SPU C and C++ Standard Libraries
- 8. Floating-Point Arithmetic on the SPU

Bit Notation

Standard bit notation is used throughout this document. Bits and bytes are numbered in ascending order from left to right. Thus, for a 4-byte word, bit 0 is the most significant bit and bit 31 is the least significant bit, as shown in the following figure:



MSB = Most significant bit

LSB = Least significant bit

Notation for bit encoding is as follows:

- Hexadecimal values are preceded by 0x. For example: 0x0A00.
- Binary values in sentences appear in single quotation marks. For example: '1010'.

Byte Ordering and Element Numbering

As shown in Figure 0-1, byte ordering and element/slot numbering is always displayed in big endian order.

Figure 0-1: Big-Endian Byte/Element Ordering for Vector Types

Byte 0 (MSB)		Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9	Byte 10	Byte 11	Byte 12	Byte 13	Byte 14	Byte 15 (LSB)
doubleword 0						doubleword 1									
	word 0 word 1				word 2 word 3										
halfw	halfword 0		ord 1	halfw	ord 2	halfw	ord 3	halfw	ord 4	halfw	ord 5	halfw	ord 6	halfw	ord 7
char 0	char 1	char 2	char 3	char4	char 5	char 6	char 7	char 8	char9	char 10	char 11	char 12	char 13	char 14	char 15



Typographic Conventions

In addition to bit notation, the following typographic conventions are used throughout this document:

Convention	Meaning
courier	Indicates programming code, processing instructions, register names, data types, events, file names, and other literals. Also indicates function and macro names. This convention is only used where it facilitates comprehension, especially in narrative descriptions.
courier + italics	Indicates arguments, parameters and variables, including variables of type const. This convention is only used where it facilitates comprehension, especially in narrative descriptions.
italics (without courier)	Indicates emphasis. Except when hyperlinked, book references are in italics. When a term is first defined, it is often in italics.
blue	Indicates a hyperlink (color printers or online only).



1. SPU Data Types and Program Directives

This chapter describes the basic data types, operations on these data types, and directives and program controls required by this specification.

1.1. Data Types

A set of fundamental vector data types are introduced to the C language. The vector data types are all 128-bit long and contain from 2 to 16 elements, depending on the data type. Table 1-1 shows the supported vector types.

Vector Data Type	Content
vector unsigned char	16 8-bit unsigned chars
vector signed char	16 8-bit signed chars
vector unsigned short	8 16-bit unsigned halfwords
vector signed short	8 16-bit signed halfwords
vector unsigned int	4 32-bit unsigned words
vector signed int	4 32-bit signed words
vector unsigned long long	2 64-bit unsigned doublewords
vector signed long long	2 64-bit signed doublewords
vector float	4 32-bit single-precision floats
vector double	2 64-bit double-precision floats
qword	quadword (16-byte)

Table 1-1: Vector Data Types

The qword type is a special quadword (16-byte) data type that is exclusively used as an input/output to a specific intrinsic function. See section "2.1. Specific Intrinsics".

To improve code portability, spu_intrinsics.h provides single token typedefs for the vector keyword data types. These typedefs are shown in Table 1-2. These single token types serve as class names for extending generic intrinsics or for mapping between Vector Multimedia Extension intrinsics and/or SPU intrinsics.

Table 1-2: Single Token Vector Data Types

Vector Keyword Data Type	Single Token Typedef
vector unsigned char	vec_uchar16
vector signed char	vec_char16
vector unsigned short	vec_ushort8
vector signed short	vec_short8
vector unsigned int	vec_uint4
vector signed int	vec_int4
vector unsigned long long	vec_ullong2
vector signed long long	vec_llong2
vector float	vec_float4
vector double	vec_double2

The syntax for vector type specifiers does not allow the use of a typedef name as a type specifier. For example, the following declaration is not allowed:

```
typedef signed short int16;
vector int16 data;
```



1.2. Operating on Vector Types

Most of the C/C++ operators and basic operations have not been extended to operate on vector data types; however, a few have been extended. The operators and operations that have been extended are: the sizeof() operator, the assignment operator (=), the address operator (&), pointer operations, and type casting operations.

1.2.1. sizeof() Operator

The operation sizeof() on a vector type always returns 16.

1.2.2. Assignment Operator

If either the left or right side of an expression has a vector type, both sides of the expression must be of the same vector type. Thus, the expression a = b is valid and represents assignment if a and b are of the same type or if neither variable is a vector type. Otherwise, the expression is invalid, and the compiler reports the inconsistency as an error.

1.2.3. Address Operator

The operation &a is valid when a is a vector type. The result of the operation is a pointer to vector a.

1.2.4. Pointer Arithmetic and Pointer Dereferencing

The usual pointer arithmetic involving a pointer to a vector type can be performed. For example, assuming p is a pointer to a vector type, p+1 is the pointer to the next vector following p.

Dereferencing the vector pointer p implies a 128-bit vector load from or store to the address obtained by masking the 4 least significant bits of p. When a vector is misaligned, the 4 least significant bits of its address are nonzero. Although vectors are 16-byte aligned (see section "1.5. Alignment"), it nevertheless might be desirable to load or store a vector that is misaligned. A misaligned vector can be loaded in several ways using generic intrinsics (see section "2.2. Generic Intrinsics and Built-ins"). The following code shows one example of how to load a misaligned floating point vector:

Similarly, this next example shows how to store to a misaligned floating-point vector.

```
void store_misaligned_vector_float (vector float flt, vector float *ptr)
{
    vector float qw0, qw1;
    vector unsigned int mask;
    int shift;
    qw0 = *ptr;
    qw1 = *(ptr+1);
    shift = (unsigned)(ptr) & 15;
    mask = (vector unsigned int)
        spu_rlmaskqwbyte((vector unsigned char)(0xFF), -shift);
```



```
flt = spu_rlqwbyte(flt, -shift);
*ptr = spu_sel(qw0, flt, mask);
*(ptr+1) = spu_sel(flt, qw1, mask);
```

1.2.5. Type Casting

}

Pointers to vector types and non-vector types may be cast back and forth to each other. For the purpose of aliasing, a vector type is treated as an array of its corresponding element type, as shown in Table 1-3. If a pointer is cast to the address of vector type, it is the programmer's responsibility to ensure that the address is 16-byte aligned.

-1-3. Vector i onner Types and Matching Dase Lienen i onner Types				
Vector Pointer Type (vector T*)	Base Element Pointer Type (T*)			
vector unsigned char*	unsigned char*			
vector signed char*	signed char*			
vector unsigned short*	unsigned short*			
vector signed short*	signed short*			
vector unsigned int*	unsigned int*			
vector signed int*	signed int*			
vector unsigned long long*	unsigned long long*			
vector signed long long*	signed long long*			
vector float*	float*			
vector double*	double*			

Table 1-3: Vector Pointer Types and Matching Base Element Pointer Types

Casts from one vector type to another vector type must be explicit and are done using normal C-language casts. None of these casts performs any data conversion. Thus, the bit pattern of the result is the same as the bit pattern of the argument that is cast.

Casts between vector types and scalar types are illegal. Instead, the spu_extract, spu_insert, and spu_promote generic intrinsics or the specific casting intrinsics may be used to efficiently achieve the same results (see section "2.1.1. Specific Casting Intrinsics").

1.2.6. Vector Literals

As shown in Table 1-4, a vector literal is written as a parenthesized vector type followed by a curly braced set of constant expressions. If a vector literal is used as an argument to a macro, the literal must be enclosed in parentheses. In all other cases, the literal can be used without enclosing parentheses. The elements of the vector are initialized to the corresponding expression. Elements for which no expressions are specified default to 0. Vector literals may be used either in initialization statements or as constants in executable statements. The syntax for vector initialization and for vector compound literals is the same as the corresponding array syntax except designators which don't exist for vector elements. The initializer should act as an array of either 2, 4, 8, or 16 elements depending on the size of the underlying type. For example the following two initializations are valid and equivalent:

```
vector signed int v1[] = {{0, 1, 2, 3}, {4, 5, 6, 7}};
vector signed int v2[] = {0, 1, 2, 3, 4, 5, 6, 7};
```

The following two struct initializers are also valid and equivalent:

```
struct stypy {
    int i;
    vector signed int t;
} v3 = {1, {0, 1, 2, 3}}, v4 = {1, 0, 1, 2, 3};
```

Table 1-4: Vector Literal Format and Description

Notation	Represents
(vector unsigned char) {unsigned char,}	A set of 16 unsigned 8-bit quantities.
(vector signed char) {signed char,}	A set of 16 signed 8-bit quantities.
(vector unsigned short) {unsigned short,}	A set of 8 unsigned 16-bit quantities.
(vector signed short) {signed short,}	A set of 8 signed 16-bit quantities.
(vector unsigned int) {unsigned int,}	A set of 4 unsigned 32-bit quantities.
(vector signed int) {signed int,}	A set of 4 signed 32-bit quantities.
(vector unsigned long long) {unsigned long long,}	A set of 2 unsigned 64-bit quantities.
(vector signed long long) {signed long long,}	A set of 2 signed 64-bit quantities.
(vector float) {float,}	A set of 4 32-bit floating-point quantities.
(vector double) {double,}	A set of 2 64-bit floating-point quantities.

An alternate format may also be supported which corresponds to the syntax specified in the "Altivec Technology Programming Interface Manual". This format consists of a parenthesized vector type followed by a parenthesized set of constant expressions. See Table 1-5.

Notation	Represents	
(vector unsigned char)(unsigned int)	A set of 16 unsigned 8-bit quantities that all have the value specified by the integer.	
(vector unsigned char)(unsigned int,, unsigned int)	A set of 16 unsigned 8-bit quantities specified by the 16 integers.	
(vector signed char)(signed int)	A set of 16 signed 8-bit quantities that all have the value specified by the integer.	
(vector signed char)(signed int,, signed int)	A set of 16 signed 8-bit quantities specified by the 16 integers.	
(vector unsigned short)(unsigned int)	A set of 8 unsigned 16-bit quantities that all have the value specified by the integer.	
(vector unsigned short)(unsigned int,, unsigned int)	A set of 8 unsigned 16-bit quantities specified by the 8 integers.	
(vector signed short)(signed int)	A set of 8 signed 16-bit quantities that all have the value specified by the integer.	
(vector signed short)(signed int,, signed int)	A set of 8 signed 16-bit quantities specified by the 8 integers.	
(vector unsigned int)(unsigned int)	A set of 4 unsigned 32-bit quantities that all have the value specified by the integer.	
(vector unsigned int)(unsigned int,, unsigned int)	A set of 4 unsigned 32-bit quantities specified by the 4 integers.	
(vector signed int)(signed int)	A set of 4 signed 32-bit quantities that all have the value specified by the integer.	
(vector signed int)(signed int,, signed int)	A set of 4 signed 32-bit quantities specified by the 4 integers.	
(vector unsigned long long)(unsigned long long)	A set of 2 unsigned 64-bit quantities that all have the value specified by the long integer	
(vector unsigned long long)(unsigned long long, unsigned long long)	A set of 2 unsigned 64-bit quantities specified by the 2 long integers.	
(vector signed long long)(signed long long)	A set of 2 signed 64-bit quantities that all have the value specified by the long integer	

Table 1-5: Alternate Vector Literal Format and Description



Notation	Represents
(vector signed long long)(signed long long, signed long long)	A set of 2 signed 64-bit quantities specified by the 2 long integers.
(vector float)(float)	A set of 4 32-bit floating-point quantities that all have the value specified by the float.
(vector float)(float, float, float, float)	A set of 4 32-bit floating-point quantities specified by the 4 floats.
(vector double)(double)	A set of 2 64-bit double-precision quantities that all have the value specified by the double.
(vector double)(double, double)	A set of 2 64-bit quantities specified by the 2 doubles.

1.3. Header Files

The system header file, spu_intrinsics.h, defines common enumerations and typedefs. These include the single token vector types and MFC channel mnemonic enumerations (see Table 1-2 on page 1 and Table 2-87 on page 50, respectively). In addition, spu_intrinsics.h must include a compiler specific header file, spu_internals.h, that contains any implementation-specific definitions required to support the language extension features defined in this specification.

1.4. Restrict Type Qualifier

The restrict type qualifier, which is specified in the C99 language specification, is intended to help the compiler generate better code by ensuring that all access to a given object is obtained through a particular pointer. When a pointer uses the restrict type qualifier, the pointer is restrict-qualified. For example:

void *memcpy(void * restrict s1, const void * restrict s2, size_t n);

In the above prototype, both pointers, *s1* and *s2*, are restrict-qualified. Therefore, the compiler can safely assume that the source and destination objects will not overlap, allowing for a more efficient implementation.

1.5. Alignment

Table 1-6 shows the size and default alignment of the various data types.

Data Type	Size	Alignment
char	1	byte
short	2	halfword
int	4	word
long	4	word/doubleword
long long	8	doubleword
float	4	word
double	8	doubleword
pointer	4	word
vector	16	quadword

Table 1-6: Default Data Type Alignments

Additional alignment controls can be achieved on a variable or on a structure/union member using the GCC aligned attribute. For example, in the following declaration statement, the floating-point scalar *factor* can be aligned on a quadword boundary:

float factor __attribute__ ((aligned (16)));



1.5.1. __align_hint

The ___align_hint intrinsic is provided to:

- Improve data access through pointers
- Provide compilers the additional information that is needed to support auto-vectorization

Although __align_hint is defined as an intrinsic, it behaves like a directive, because no code is ever specifically generated. For example:

__align_hint(ptr, base, offset)

The __align_hint intrinsic informs the compiler that the pointer *ptr* points to data with a base alignment of *base* and with an offset from *base* of *offset*. The base alignment must be a power of 2. A base address of zero implies that the pointer has no known alignment. The alignment offset must be less than *base* or zero.

The <u>__align_hint</u> intrinsic is not intended to specify pointers that are not naturally aligned. Specifying pointers that are not naturally aligned results in data objects straddling quadword boundaries. If a programmer specifies alignment incorrectly, incorrect programs might result.

Programming Note: Although compliant compiler implementations must provide the <u>__align_hint</u> intrinsic, compilers may ignore these hints.

1.6. Programmer Directed Branch Prediction

Branch prediction can be significantly improved by using feedback-directed optimization. However, feedbackdirected optimization is not always practical in situations where typical data sets do not exist. Instead, programmerdirected branch prediction is provided using an enhanced version of GCC's __builtin_expect function.

int __builtin_expect(int exp, int value)

Programmers can use _builtin_expect to provide the compiler with branch prediction information. The return value of __builtin_expect is the value of the *exp* argument, which must be an integral expression. For dynamic prediction, the *value* argument can be either a compile-time constant or a variable. The __builtin_expect function assumes that exp equals value.

```
Static Prediction Example
    if (__builtin_expect(x, 0)) {
        foo(); /* programmer doesn't expect foo to be called */
    }
Dynamic Prediction Example
    cond2 = ... /* predict a value for cond1 */
    ...
    cond1 = ...
    if (__builtin_expect(cond1, cond2)) {
        foo();
    }
    cond2 = cond1; /* predict that next branch is the same as the
        previous */
```

Compilers may require limiting the complexity of the expression argument because multiple branches could be generated. When this situation occurs, the compiler must issue a warning if the program's branch expectations are ignored.

1.7. Inline Assembly

Occasionally, a programmer might not be able to achieve the desired low-level programming result by using only C/C++ language constructs and intrinsic functions. To handle these situations, the use of inline assembly might be



necessary, and therefore, it must be provided. The inline assembly syntax must match the AT&T assembly syntax implemented by GCC.

The .balignl directive may be used within the inline assembly to ensure the known alignment that is needed to achieve effective dual-issue by the hardware.

1.8. SPU Target Definition

To support the development of code that can be conditionally compiled for multiple targets, such as the SPU and the PowerPC[®] Processor Unit (PPU), compilers must define __SPU__ when code is being compiled for the SPU. As an example, the following code supports misaligned quadword loads on both the SPU and PPU. The __SPU__ define is used to conditionally select which code to use. The code that is selected will be different depending on the processor target.

```
vector unsigned char load_qword_unaligned(vector unsigned char *ptr)
{
      vector unsigned char qw0, qw1, qw;
#ifdef ___SPU__
      unsigned int shift;
#endif
      qw0 = *ptr;
      qw1 = *(ptr+1);
#ifdef __SPU__
      shift = (unsigned int)(ptr) & 15;
      qw = spu_or(spu_slqwbyte(qw0, shift),
                   spu_rlmaskqwbyte(qw1, (signed)(shift - 16)));
#else /* PPU */
      qw = vec_perm(qw0, qw1, vec_lvsl(0, ptr));
#endif
      return (qw);
}
```



2. SPU Low-Level Specific and Generic Intrinsics

This chapter describes the minimal set of basic intrinsics and built-ins that make the underlying Instruction Set Architecture (ISA) and Synergistic Processor Element (SPE) hardware accessible from the C programming language. There are three types of intrinsics:

- Specific
- Generic
- Built-ins

Intrinsics may be implemented either internally within the compiler or as macros. However, if an intrinsic is implemented as a macro, restrictions apply with respect to vector literals being passed as arguments. For more details, see section "1.2.6. Vector Literals".

2.1. Specific Intrinsics

Specific intrinsics are *specific* in the sense that they have a one-to-one mapping with a single SPU assembly instruction. All specific intrinsics are named using the SPU assembly instruction prefixed by the string si_. For example, the specific intrinsic that implements the stop assembly instruction is named si_stop.

A specific intrinsic exists for nearly every assembly instruction. However, the functionality provided by several of the assembly instructions is better provided by the C/C++ language; therefore, for these instructions no specific intrinsic has been provided. Table 2-7 describes the assembly instructions that have no corresponding specific intrinsic.

Instruction Type	SPU Instructions	
Branch instructions	br, bra, brsl, brasl, bi, bid, bie, bisl, bisld, bisle, brnz, brz, brhnz, brhz, biz, bizd, bize, binz, binzd, binze, bihz, bihzd, bihze, bihnz, bihnzd, and bihnze (excluding bisled, bisledd, bislede)	
Branch Hint instructions	hbr, hbrp, hbra, and hbrr	
Interrupt Return Instruction	iret, iretd, irete	

Table 2-7: Assembly Instructions for Which No Specific Intrinsic Exists

All specific intrinsics are accessible through generic intrinsics, except for the specific intrinsics shown in Table 2-8. The intrinsics that are not accessible fall into three categories:

- Instructions that are generated using basic variable referencing (that is, using vector and scalar loads and stores)
- Instructions that are used for immediate vector construction
- · Instructions that have limited usefulness and are not expected to be used except in rare conditions

Table 2-8: Specific Intrinsics Not Accessible through Generic Intrinsics

Instruction/Description	Usage	Assembly Mapping
Generate Controls for Sub-Quadword Insertion		
si_cbd: Generate Controls for Byte Insertion (d-form)		
An effective address is computed by adding the value in the signed 7-bit immediate <i>imm</i> to word element 0 of <i>a</i> . The rightmost 4 bits of the effective address are used to determine the position of the addressed byte within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a byte (byte element 3) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i> .	d = si_cbd(a, imm)	CBD d, imm(a)



Instruction/Description	Usage	Assembly Mapping
<i>si_cbx:</i> Generate Controls for Byte Insertion (x-form) An effective address is computed by adding the value of word element 0 of <i>a</i> to word element 0 of <i>b</i> . The rightmost 4 bits of the effective address are used to determine the position of the addressed byte within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a byte (byte element 3) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i> .	d = si_cbx(a, b)	CBX d, a, b
si_cdd: Generate Controls for Doubleword Insertion (d-form) An effective address is computed by adding the value in the signed 7-bit immediate <i>imm</i> to word element 0 of <i>a</i> . The rightmost 4 bits of the effective address are used to determine the position of the addressed doubleword within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a doubleword (doubleword element 0) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i> .	d = si_cdd(a, imm)	CDD d, imm(a)
 si_cdx: Generate Controls for Doubleword Insertion (x-form) An effective address is computed by adding the value of word element 0 of <i>a</i> to word element 0 of <i>b</i>. The rightmost 4 bits of the effective address are used to determine the position of the addressed doubleword within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a doubleword (doubleword element 3) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i>. 	$d = si_cdx(a, b)$	CDX d, a, b
si_chd: Generate Controls for Halfword Insertion (d-form) An effective address is computed by adding the value in the signed 7-bit immediate <i>imm</i> to word element 0 of <i>a</i> . The rightmost 4 bits of the effective address are used to determine the position of the addressed halfword within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a halfword (halfword element 1) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i> .	d = si_chd(a, inm)	CHD d, imm(a)
<i>si_chx:</i> Generate Controls for Halfword Insertion (x-form) An effective address is computed by adding the value of word element 0 of <i>a</i> to word element 0 of <i>b</i> . The rightmost 4 bits of the effective address are used to determine the position of the addressed halfword within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a halfword (halfword element 1) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i> .	d = si_chx(a, b)	CHX d, a, b



Instruction/Description	Usage	Assembly Mapping
si_cwd : Generate Controls for Word Insertion (d-form) An effective address is computed by adding the value in the signed 7-bit immediate <i>imm</i> to word element 0 of <i>a</i> . The rightmost 4 bits of the effective address are used to determine the position of the addressed word within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a word (word element 0) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i> .	d = si_cwd(a, imm)	CWD d, imm(a)
si_cwx: Generate Controls for Word Insertion (x-form) An effective address is computed by adding the value of word element 0 of <i>a</i> to word element 0 of <i>b</i> . The rightmost 4 bits of the effective address are used to determine the position of the addressed word within a quadword. Based on the position, a pattern is generated that can be used with the si_shufb intrinsic to insert a word (element 0) at the indicated position within a quadword. The pattern is returned in quadword <i>d</i> .	d = si_cwx(a, b)	CWX d, a, b
Constant Formation Intrinsics		
si_il: Immediate Load Word The 16-bit signed immediate value <i>imm</i> is sign extended to 32- bits and placed into each of the 4 word elements of quadword <i>d</i> .	d = si_il(<i>imm</i>)	IL d, imm
si_ila: Immediate Load Address The 18-bit immediate value <i>imm</i> is placed in the rightmost bits of each of the 4 word elements of quadword <i>d</i> . The upper 14 bits of each word is set to 0.	d = si_ila(<i>imm</i>)	ILA d, imm
<i>si_ilh: Immediate Load Halfword</i> The 16-bit signed immediate value <i>imm</i> is placed in each of the 8 halfword elements of quadword <i>d</i> .	d = si_ilh(<i>imm</i>)	ILH d, imm
si_ilhu: Immediate Load Halfword Upper The 16-bit signed immediate value <i>imm</i> is placed into the left-most 16 bits each of the 4 word elements of quadword <i>d</i> . The rightmost 16 bits are set to 0.	d = si_ilhu(<i>imm</i>)	ILHU d, imm
si_iohl: Immediate Or Halfword Lower The 16-bit immediate value <i>imm</i> is prepended with zeros and ORed with each of the 4 word elements of quadword <i>a</i> . The result is returned in quadword <i>d</i> .	d = si_iohl(a, imm)	rt < a IOHL rt, imm d < rt
No Operation Intrinsics		
si_Inop: No Operation (load) A no-operation is performed on the load pipeline.	si_lnop()	LNOP
si_nop: No Operation (execute) A no-operation is performed on the execute pipeline.	si_nop()	NOP rt ¹
Memory Load and Store Intrinsics		
<i>si_lqa: Load Quadword (a-form)</i> An effective address is determined by the sign-extended 18-bit value <i>imm</i> , with the 4 least significant bits forced to zero. The quadword at this effective address is returned in quadword <i>d</i> .	d = si_lqa(<i>imm</i>)	LQA d, imm



12 SPU Low-Level Specific and Generic Intrinsics

Instruction/Description	Usage	Assembly Mapping
si_lqd: Load Quadword (d-form)		
An effective address is computed by zeroing the 4 least significant bits of the sign-extended 14-bit immediate value <i>imm</i> , adding <i>imm</i> to word element 0 of quadword a , and forcing the 4 least significant bits of the result to zero. The quadword at this effective address is then returned in quadword d .	d = si_lqd(a, imm)	LQD d, imm(a)
si_lqr: Load Quadword Instruction Relative (a-form)		
An effective address is computed by forcing the 2 least significant bits of the signed 18-bit immediate value <i>imm</i> to zero, adding this value to the address of the instruction, and forcing the 4 least significant bits of the result to zero. The quadword at this effective address is then returned in quadword d .	d = si_lqr(<i>imm</i>)	LQR, d, imm
si_lqx: Load Quadword (x-form)		
An effective address is computed by adding word element 0 of quadword a to word element 0 of quadword b and forcing the 4 least significant bits to zero. The quadword at this effective address is then returned in quadword d .	d = si_lqx(a, b)	LQX d, a, b
si_stqa: Store Quadword (a-form)		
An effective address is determined by the sign-extended 18-bit value imm , with the 4 least significant bits forced to zero. The quadword a is stored at this effective address.	si_stqa(a, <i>imm</i>)	STQA a, imm
si_stqd: Store Quadword (d-form)		
An effective address is computed by zeroing the 4 least significant bits of the sign-extended 14-bit immediate value <i>imm</i> , adding <i>imm</i> to word element 0 of quadword <i>b</i> , and forcing the 4 least significant bits to zero. The quadword <i>a</i> is then stored at this effective address.	si_stqd(a, b, imm)	STQD a, imm(b)
si_stqr: Store Quadword Instruction Relative (a-form)		
An effective address is computed by forcing the 2 least significant bits of the signed 18-bit immediate value <i>imm</i> to zero, adding this value to the address of the instruction, and forcing the 4 least significant bits of the result to zero. The quadword <i>a</i> is then stored at this effective address.	si_stqr(a, imm)	STQR, a, imm
si_stqx: Store Quadword (x-form)		
An effective address is computed by adding word element 0 of quadword b to word element 0 of quadword c and forcing the 4 least significant bits to zero. The quadword a is then stored at this effective address.	si_stqx(a, b, c)	STQX a, b, c
Control Intrinsics		
si_stopd: Stop and Signal with Dependencies Execution of the SPU is stopped and a signal type of $0x3FFF$ is delivered after all register dependencies are met. This intrinsic is considered volatile with respect to all instructions and will not be reordered with any other instructions.	si_stopd(a, b, c)	STOPD a, b, c

¹ The false target parameter xt is optimally chosen depending on the register usage of neighboring instructions.

Specific intrinsics accept only the following types of arguments:

- Immediate literals, as an explicit constant expression or as a symbolic address
- Enumerations
- qword arguments



Arguments of other types must be cast to qword.

For complete details on the specific instructions, see the Synergistic Processor Unit Instruction Set Architecture.

2.1.1. Specific Casting Intrinsics

When using specific intrinsics, it might be necessary to cast from scalar types to the gword data type, or from the gword data type to scalar types. Similar to casting between vector data types, specific cast intrinsics have no effect on an argument that is stored in a register. All specific casting intrinsics are of the following form:

d=casting_intrinsic(a)

See Table 2-9 for additional details about the specific casting intrinsics.

Table 2-9: Specific Casting Intrinsics

Casting Intrinsic	Return/Argument Types		Description
	d	а	
si_to_char	signed char		Cast byte element 3 of qword a to signed char d.
si_to_uchar	unsigned char		Cast byte element 3 of qword <i>a</i> to unsigned char <i>d</i> .
si_to_short	short		Cast halfword element 1 of qword <i>a</i> to short <i>d</i> .
si_to_ushort	unsigned short		Cast halfword element 1 of qword <i>a</i> to unsigned short <i>d</i> .
si_to_int	int		Cast word element 0 of qword <i>a</i> to int <i>d</i> .
si_to_uint	unsigned int	qword	Cast word element 0 of qword a to unsigned int d.
si_to_ptr	void *	qword	Cast word element 0 of qword <i>a</i> to a void pointer <i>d</i> .
si_to_llong	long long		Cast doubleword element 0 of qword a to long long d.
si_to_ullong	unsigned long long		Cast doubleword element 0 of qword <i>a</i> to unsigned long long <i>d</i> .
si_to_float	float		Cast word element 0 of qword <i>a</i> to float <i>d</i> .
si_to_double	double		Cast doubleword element 0 of qword <i>a</i> to double <i>d</i> .
si_from_char	qword	signed char	Cast signed char <i>a</i> to byte element 3 of qword <i>d</i> .
si_from_uchar		unsigned char	Cast unsigned char <i>a</i> to byte element 3 of qword <i>d</i> .
si_from_short		short	Cast short <i>a</i> to halfword element 1 of qword <i>d</i> .
si_from_ushort		unsigned short	Cast unsigned short a to halfword element 1 of qword d .
si_from_int		int	Cast int a to word element 0 of qword d.
si_from_uint		unsigned int	Cast unsigned int <i>a</i> to word element 0 of qword <i>d</i> .
si_from_ptr		void *	Cast void pointer <i>a</i> to word element 0 of qword <i>d</i> .

14 SPU Low-Level Specific and Generic Intrinsics



Casting Intrinsic	Return/Argument Types		ent Types Description	
· · · · · · · · · · · · · · · ·	d	а		
si_from_llong		long long	Cast long long a to doubleword element 0 of qword d .	
si_from_ullong		unsigned long long	Cast unsigned long long <i>a</i> to doubleword element 0 of qword <i>d</i> .	
si_from_float		float	Cast float <i>a</i> to word element 0 of qword <i>d</i> .	
si_from_double		double	Cast double <i>a</i> to doubleword element 0 of qword <i>d</i> .	

Because the casting intrinsics do not perform data conversion, casting from a scalar type to a qword type results in portions of the quadword being undefined.

2.2. Generic Intrinsics and Built-ins

Generic intrinsics are operations that map to one or more specific intrinsics. The mapping of a generic intrinsic to a specific intrinsic depends on the input arguments to the intrinsic. Built-ins are similar to generic intrinsics; however, unlike generic intrinsics, built-ins map to more than one SPU instruction. All generic intrinsics and built-ins are prefixed by the string spu_. For example, the generic intrinsic that implements the stop assembly instruction is named spu_stop.

2.2.1. Mapping Intrinsics with Scalar Operands

Intrinsics with scalar arguments are introduced for SPU instructions with immediate fields. For example, the intrinsic function vector signed int spu_add(vector signed int, int) will translate to an AI assembly instruction.

Depending on the assembly instruction, immediate values are either 7, 10, 16, or 18 bits in length. The action performed for out-of-range immediate values depends on the type of intrinsic. By default, immediate-orm specific intrinsics with an out-of-range immediate value are flagged as an error. Compilers may provide an option to issue a warning for out-of-range immediate values and use only the specified number of least significant bits for the out-of-range argument.

Generic intrinsics support a full range of scalar operands. This support is not dependent on whether the scalar operand can be represented within the instruction's immediate field. Consider the following example:

d = spu_and (vector unsigned int a, int b);

Depending on argument *b*, different instructions are generated:

- If *b* is a literal constant within the range supported by one of the immediate forms, the immediate instruction form is generated. For example, if *b* equals 1, then ANDI d, a, 1 is generated.
- If *b* is a literal constant and is out-of-range but can be folded and implemented using an alternate immediate instruction form, the alternate immediate instruction is generated. For example, if *b* equals 0x30003, then ANDHI d, a, 3 is generated. In this context, "alternate immediate instruction form" means an immediate instruction form having a smaller data element size.
- If *b* is a literal constant that can be constructed using one or two immediate load instructions followed by the non-immediate form of the instruction, the appropriate instructions will be used. Immediate load instructions include IL, ILH, ILHU, ILA, IOHL, and FSMBI. Table 2-10 shows possible uses of the immediate load instructions for various constants *b*.



Table 2-10 [,] Possible Uses of	f Immediate Load Instructions	for Various Values of Constant b

Constant b	Generates Instructions
-6000	IL b, -6000 AND d, a, b
131074 (0x20002)	ILH b, 2 AND d, a, b
131072 (0x20000)	ILHU b, 2 AND d, a, b
134000 (0x20B70)	ILA b, 134000 AND d, a, b
262780 (0x4027C)	ILHU b, 4 IOHL b, 636 AND d, a, b
(0xFFFFFFF, 0x0, 0x0, 0xFFFFFFF)	FSMBI b, 0xF00F AND d, a, b

 If b is a variable (non-literal) integer, code to splat the integer across the entire vector is generated followed by the non-immediate form of the instruction. For example, if b is an integer of unknown value, the constant area is loaded with the shuffle pattern (0x10203, 0x10203, 0x10203, 0x10203) at "CONST_AREA, offset" and the following instructions are generated:

```
LQD pattern, CONST_AREA, offset
SHUFB b, b, b, pattern
AND d, a, b
```

2.2.2. Implicit Conversion of Arguments of Intrinsics

There is no implicit conversion of arguments which have a vector type. Arguments of scalar type are converted according to the rules specified in the C/C++ standards. Consider, for example,

d = spu_insert(a, b, element);

Scalar *a* is inserted into the element of vector *b* that is specified by the *element* parameter. When *b* is a vector double, *a* must be converted to double, *element* must be converted to int, and *d* must be a vector double.

2.2.3. Notations and Conventions

The remaining documentation describing the generic intrinsics uses the following rules and naming conventions:

- The table associated with each generic intrinsic specifies the supported input types.
- For intrinsics with scalar operands, only the immediate form of the instruction is shown. The other forms can be deduced in accordance with the rules discussed in section "2.2.1. Mapping Intrinsics with Scalar Operands".
- Some intrinsics, whether specific or generic, map to assembly instructions that do not uniquely specify all input and output registers. Instead, an input register also serves as the output register. Examples of these assembly instructions include ADDX, DFMS, MPYHHA, and SFX. For these intrinsics, the notation rt <--- c is used to imply that a register-to-register copy (copy c to rt) might be required to satisfy the semantics of the intrinsic, depending on the inputs and outputs. No copies will be generated if input c is the same as output d.
- Generic intrinsics that do not map to specific intrinsics are identified by the acronym "N/A" (not applicable) in the Specific Intrinsics column of the respective table.



2.3. Constant Formation Intrinsics

spu_splats: Splat Scalar to Vector

d = spu_splats(a)

A single scalar value is replicated across all elements of a vector of the same type. The result is returned in vector *d*.

Table 2-11: Replicate (Splat) a Scalar across a Vector

	gument Types	Specific Intrinsics	Assembly Mapping	
d	а	·	, , , , , , , , , , , , , , , , , , , ,	
vector unsigned char	unsigned char			
vector signed char	signed char			
vector unsigned short	unsigned short			
vector signed short	signed short			
vector unsigned int	unsigned int	N/A	SHUFB d, a, a, pattern	
vector signed int	signed int			
vector unsigned long long	unsigned long long			
vector signed long long	signed long long			
vector float	float			
vector double	double			
vector unsigned char	unsigned char (literal)		IL d, a or ILA d, a or	
vector signed char	signed char (literal)			
vector unsigned short	unsigned short (literal)			
vector signed short	signed short (literal)			
vector unsigned int	unsigned int (literal)	N/A	ILH d, a&0xFFFF <i>or</i>	
vector signed int	signed int (literal)		ILHU d, a>>16 <i>or</i>	
vector unsigned long long	unsigned long long (literal)		ILHU d, a>>16; IOHL d, a <i>or</i> FSMBI d, a	
vector signed long long	signed long long (literal)			
vector float	float (literal)			
vector double	double (literal)			



2.4. Conversion Intrinsics

spu_convtf: Vector Convert to Float

d = spu_convtf(a, scale)

Each element of vector *a* is converted to a floating-point value and divided by 2^{scale} . The allowable range for *scale* is 0 to 127. Values outside this range are flagged as an error and compilation is terminated. The result is returned in vector *d*.

Table 2-12: Convert an Integer Vector to a Vector Float

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	scale		Assembly Mapping
vector float	vector unsigned int	unsigned int	d = si_cuflt(a, scale)	CUFLT d, a, scale
vector float	vector signed int	(7-bit literal)	d = si_csflt(a, scale)	CSFLT d, a, scale

spu_convts: Convert Floating-Point Vector to Signed Integer Vector

d = spu_convts(a, scale)

Each element of vector *a* is scaled by 2^{scale} , and the result is converted to a signed integer. If the intermediate result is greater than 2^{31} -1, the result saturates to 2^{31} -1. If the intermediate value is less than -2^{31} , the result saturates to -2^{31} . The allowable range for *scale* is 0 to 127. Values outside this range are flagged as an error and compilation is terminated. The results are returned in the corresponding elements of vector *d*.

Table 2-13: Convert a Vector Float to a Signed Integer Vector

Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	d a scale		Specific munisics	Assembly Mapping
vector signed int	vector float	unsigned int (7-bit literal)	d = si_cflts(a, scale)	CFLTS d, a, scale

spu_convtu: Convert Floating-Point Vector to Unsigned Integer Vector

```
d = spu_convtu(a, scale)
```

Each element of vector *a* is scaled by 2^{scale} and the result is converted to an unsigned integer. If the intermediate result is greater than 2^{32} -1, the result saturates to 2^{32} -1. If the intermediate value is negative, the result saturates to zero. The allowable range for *scale* is 0 to 127. Values outside this range are flagged as an error and compilation is terminated; otherwise, the result is returned in the corresponding element of vector *d*.

Table 2-14: Convert a Vector Float to an Unsigned Integer Vector

	Return/Argument Types		Specific Intrinsics	Assembly Mapping	
	d	а	scale	Specific munisics	Assembly Mapping
ve int	ctor unsigned	vector float	unsigned int (7-bit literal)	d = si_cfltu(a, scale)	CFLTU d, a, scale



spu_extend: Sign Extend Vector

```
d = spu_extend(a)
```

For a fixed-point vector a, each odd element of vector a is sign extended and returned in the corresponding element of vector d. For a floating-point vector, each even element of a is sign extended and returned in the corresponding element of d.

Table 2-15: Sign Extend Vector Elements

Return/Argum	nent Types	Specific	Assembly
d	а	Intrinsics	Mapping
vector signed short	vector signed char	$d = si_xsbh(a)$	XSBH d, a
vector signed int	vector signed short	$d = si_xshw(a)$	XSHW d, a
vector signed long long	vector signed int	$d = si_xswd(a)$	XSWD d, a
vector double	vector float	$d = si_fesd(a)$	FESD d, a

spu_roundtf: Round Vector Double to Vector Float

d = spu_roundtf(a)

Each doubleword element of vector *a* is rounded to a single-precision floating-point value and placed in the even element of vector *d*. Zeros are placed in the odd elements of *d*.

Table 2-16: Round a Vector Double to a Float

Return/Arg	ument Types	Specific	Assembly Mapping	
d	а	Intrinsics	Assembly Mapping	
vector float	vector double	$d = si_frds(a)$	FRDS d, a	

2.5. Arithmetic Intrinsics

spu_add: Vector Add

d = spu_add(a, b)

Each element of vector a is added to the corresponding element of vector b. If b is a scalar, the scalar value is replicated for each element and then added to a. Overflows and carries are not detected, and no saturation is performed. The results are returned in the corresponding elements of vector d.

Т	able	2-17:	Vector	Add
	abic	<u> </u>	10000	/ luu

	Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	b	Opeeine minisies	, tooonnoi y mapping	
vector signed int	vector signed int	vector signed int	d = si_a(a, b)	Ad, a, b	
vector unsigned int	vector unsigned int	vector unsigned int	$a = 51_a(a, b)$	A 0, a, b	
vector signed short	vector signed short	vector signed short	$d = si_ah(a, b)$	AH d, a, b	
vector unsigned short	vector unsigned short	vector unsigned short	$a = 3i_a n(a, b)$	Ап u, a, b	
vector signed int	vector signed int	10-bit signed int	d = si_ai(a, b)	AI d, a, b	
vector unsigned int	vector unsigned int	(literal)	$a = Si_ai(a, D)$		
vector signed int	vector signed int	int	See section "2.2	.1. Mapping	
vector unsigned int	vector unsigned int	unsigned int	Intrinsics with Sc	alar Operands".	
vector signed short	vector signed short	10-bit signed short	d = si_ahi(a,	AHI d, a, b	
vector unsigned short	vector unsigned short	(literal)	b)	Ani u, a, b	
vector signed short	vector signed short	short	See section "2.2.1. Mapping		
vector unsigned short	vector unsigned short	unsigned short	Intrinsics with Sc	alar Operands".	



	Return/Argument Types		Specific Intrinsics	Assembly Mapping
d	а	b	Specific multisles	Assembly Mapping
vector float	vector float	vector float	$d = si_fa(a, b)$	FA d, a, b
vector double	vector double	vector double	d = si_dfa(a, b)	DFA d, a, b

spu_addx: Vector Add Extended

d = spu_addx(a, b, c)

Each element of vector a is added to the corresponding element of vector b and to the least significant bit of the corresponding element of vector c. The result is returned in the corresponding element of vector d.

Table 2-18: Vector Add Extended

	Return/Argument Types				Assembly
d	а	b	С	Specific Intrinsics	Mapping
vector signed int	vector signed int	vector signed int	vector signed int	d = si_addx(a, b, c)	rt < c ADDX rt, a, b d < rt
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int		

spu_genb: Vector Generate Borrow

```
d = spu_genb(a, b)
```

Each element of vector b is subtracted from the corresponding element of vector a. The resulting borrow out is placed in the least significant bit of the corresponding element of vector d. The remaining bits of d are set to 0.

Table 2-19: Vector Generate Borrow

Return/Argument Types			Specific Intrinsics	Assembly Mapping	
d	а	b	Specific multisles	Assembly Mapping	
vector signed int	vector signed int	vector signed int	-1 of $ba(1 -)$		
vector unsigned int	vector unsigned int	vector unsigned int	d = si_bg(b, a)	BG rt, b, a	

spu_genbx: Vector Generate Borrow Extended

 $d = spu_genbx(a, b, c)$

Each element of vector *b* is subtracted from the corresponding element of vector *b*. An additional 1 is subtracted from the result if the least significant bit of the corresponding element of vector *c* is 0. If the result is less than 0, a 1 is placed in the corresponding element of vector *d*; otherwise, a 0 is placed in the corresponding element of *d*.

Table 2-20: Vector Generate Borrow Extended

	Return/A	Specific Intrinsics	Assembly Mapping		
d	а	b	С	Specific intrinsics	Assembly Mapping
vector signed int	vector signed int	vector signed int	vector signed int	d = si_bgx(rt < c BGX rt, b, a
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int	b, a, c)	d < rt



spu_genc: Vector Generate Carry

 $d = spu_genc(a, b)$

Each element of vector a is added to the corresponding element of vector b. The resulting carry out is placed in the least significant bit of the corresponding element of vector d. The remaining bits of d are set to 0.

Table 2-21: Vector Generate Carry

Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	а	b		Assembly Mapping
vector signed int	vector signed int	vector signed int	$d = si_cg(a, b)$	CG rt, a, b
vector unsigned int	vector unsigned int	vector unsigned int	a – 31_09(a, b)	

spu_gencx: Vector Generate Carry Extended

d = spu_gencx(a, b, c)

Each element of vector a is added to the corresponding element of vector b and the least significant bit of the corresponding element of vector c. The resulting carry out is placed in the least significant bit of the corresponding element of vector d. The remaining bits of d are set to 0.

Table 2-22: Vector Generate Carry Extended

	Return/Arg	Specific	Assembly Mapping		
d	а	b	С	Intrinsics	
vector signed int	vector signed int	vector signed int	vector signed int	d = si_cgx(a, b, c)	rt < c CGX rt, a, b
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int		d < rt

spu_madd: Vector Multiply and Add

d = spu_madd(a, b, c)

Each element of vector a is multiplied by vector b and added to the corresponding element of vector c and returned to the corresponding element of vector d. For integer multiply-and-adds, the odd elements of vectors a and b are sign extended to 32-bit integers prior to multiplication.

Table 2-23: Vector Multiply and Add

	Return/Arg	Specific	Assembly Mapping		
d	а	b	С	Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	vector signed int	d = si_mpya(a, b, c)	MPYA d, a, b, c
vector float	vector float	vector float	vector float	d = si_fma(a, b, c)	FMA d, a, b, c
vector double	vector double	vector double	vector double	d = si_dfma(a, b, c)	rt < c DFMA rt, a, b d < rt

spu_mhhadd: Vector Multiply High High and Add

d = spu_mhhadd(a, b, c)

Each even element of vector a is multiplied by the corresponding even element of vector b, and the 32-bit result is added to the corresponding element of vector c and returned in the corresponding element of vector d.



Table 2-24: Vector Multiply High High and Add

	Return/Argu	Specific Intrinsics	Assembly Manning		
d	а	b	С	Opecine munisics	Assembly Mapping
vector signed int	vector signed short	vector signed short	vector signed int	d = si_mpyhha(a, b, c)	rt < c MPYHHA rt, a, b d < rt
vector unsigned int	vector unsigned short	vector unsigned short	vector unsigned int	d = si_mpyhhau(a, b, c)	rt < c MPYHHAU rt, a, b d < rt

spu_msub: Vector Multiply and Subtract

d = spu_msub(a, b, c)

Each element of vector a is multiplied by the corresponding element of vector b, and the corresponding element of vector c is subtracted from the product. The result is returned in the corresponding element of vector d.

Table 2-25: Vector Multiply and Subtract

	Return/Argu	Specific Intrinsics	Assembly Mapping			
d	а	b	с		Assembly Mapping	
vector float	vector float	vector float	vector float	d = si_fms(a, b, c)	FMS d, a, b, c	
vector double	vector double	vector double	vector double	d = si_dfms(a, b, c)	rt < c DFMS rt, a, b d < rt	

spu_mul: Vector Multiply

d = spu_mul(a, b)

Each element of vector *a* is multiplied by the corresponding element of vector *b* and returned in the corresponding element of vector *d*.

Table 2-26: Multiply Floating-Point Elements

Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	а	b	Specific Intrinsics	Assembly Mapping
vector float	vector float	vector float	$d = si_fm(a, b)$	FM d, a, b
vector double	vector double	vector double	$d = si_dfm(a, b)$	DFM d, a, b

spu_mulh: Vector Multiply High

d = spu_mulh(a, b)

Each even element of vector *a* is multiplied by the next (odd) element of vector *b*. The product is shifted left by 16 bits and stored in the corresponding element of vector *d*. Bits shifted out at the left are discarded. Zeros are shifted in at the right.

Table 2-27: Vector Multiply High

Return/Argument Types			Specific Intrinsics	Assembly Mapping	
d	d a			Assembly Mapping	
vector signed int	vector signed short	vector signed short	$d = si_mpyh(a, b)$	MPYH d, a, b	



spu_mule: Vector Multiply Even

d = spu_mule(a, b)

Each even element of vector *a* is multiplied by the corresponding even element of vector *b*, and the 32-bit result is put to the corresponding element of vector *d*.

Table 2-28: Multiply Four (16-bit) Even-Numbered Integer Elements

	Return/Argument Type	Specific Intrinsics	Assembly Mapping	
d	а	b		Assembly Mapping
vector signed int	vector signed short	vector signed short	d = si_mpyhh(a, b)	MPYHH d, a, b
vector unsigned int	vector unsigned short	vector unsigned short	d = si_mpyhhu(a, b)	MPYHHU d, a, b

spu_mulo: Vector Multiply Odd

d = spu_mulo (a, b)

Each odd-number element of vector a is multiplied by the corresponding element of vector b. If b is a scalar, the scalar value is replicated for each element and then multiplied by a. The results are returned in vector d.

Table 2-29: Mul	iply Four	(16-bit)	Odd-Numbered	Integer Elements
-----------------	-----------	----------	--------------	-------------------------

Return/Argument Types			Specific Intrinsics	Assembly Mapping	
d	а	b	opeone manaica	Assembly Mapping	
		vector signed short	d = si_mpy (a, b)	MPY d, a, b	
vector signed int	vector signed short	10-bit signed short (literal)	d = si_mpyi(a, b)	MPYI d, a, b	
		signed short	See section "2.2.1. Mapping Intrinsics with Scalar Operands".		
	vector unsigned short	vector unsigned short	d = si_mpyu(a, b)	MPYU d, a, b	
vector unsigned int		10-bit signed short (literal)	d = si_mpyui(a, b)	MPYUI d, a, b	
		unsigned short	See section "2.2.1. Mapping Intrinsics with Scalar Operands".		

spu_mulsr: Vector Multiply and Shift Right

d = spu_mulsr(a, b)

Each odd element of vector *a* is multiplied by the corresponding odd element of vector *b*. The leftmost 16 bits of the 32-bit resulting product is sign extended and returned in the corresponding 32-bit element of vector *d*.

Table 2-30: Vector Multiply and Shift Right

	Return/Argument Types			Assembly Mapping
d	а	b	Specific Intrinsics	Assembly Mapping
vector signed int	vector signed short	vector signed short	$d = si_mpys(a, b)$	MPYS d, a, b



spu_nmadd: Negative Vector Multiply and Add

d = spu_nmadd(a, b, c)

Each element of vector a is multiplied by the corresponding element in vector b and then added to the corresponding element of vector c. The result is negated and returned in the corresponding element of vector d.

Table 2-31: Negative Vector Multiply and Add

	Return/Argu	iment Types		Specific Intrinsics	Assembly Mapping
d	а	b	С		Assembly Mapping
vector double	vector double	vector double	vector double	d = si_dfnma(a, b, c)	rt < c DFNMA rt, a, b d < rt

spu_nmsub: Negative Vector Multiply and Subtract

d = spu_nmsub(a, b, c)

Each element of vector a is multiplied by the corresponding element in vector b. The result is subtracted from the corresponding element in c and returned in the corresponding element of vector d.

Table 2-32: Negative	Vector Multiply	/ and Subtract
----------------------	-----------------	----------------

	Return/Argu	ment Types		Specific Intrinsics	Assembly Mapping
d	а	b	С	Specific munisics	Assembly Mapping
vector float	vector float	vector float	vector float	d = si_fnms(a, b, c)	FNMS d, a, b, c
vector double	vector double	vector double	vector double	d = si_dfnms(a, b, c)	rt < c DFNMS rt, a, b d < rt

spu_re: Vector Floating-Point Reciprocal Estimate

d = spu_re(a)

For each element of vector *a*, an estimate of its floating-point reciprocal is computed, and the result is returned in the corresponding element of vector *d*. The resulting estimate is accurate to 12 bits.

Table 2-33: Vector Floating-Point Reciprocal Estimate

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	opecine munisics	Assembly Mapping	
vector float	vector float	$t = si_frest(a)$ $d = si_fi(a, t)$	FREST d, a FI d, a, d	

spu_rsqrte: Vector Floating-Point Reciprocal Square Root Estimate

d = spu_rsqrte(a)

For each element of vector *a*, an estimate of its floating-point reciprocal square root is computed, and the result is returned in the corresponding element of vector *d*. The resulting estimate is accurate to 12 bits.

Table 2-34: Vector Reciprocal Square Root Estimate

Return/Argument Types		Specific Intrinsics	Assembly Mapping
d	а	Specific munisics	Assembly Mapping
vector float	vector float	t = si_frsqest(a) d = si_fi(a, t)	FRSQEST d, a FI d, a, d



spu_sub: Vector Subtract

d = spu_sub(a, b)

Each element of vector b is subtracted from the corresponding element of vector a. If a is a scalar, the scalar value is replicated for each element of a, and then b is subtracted from the corresponding element of a. Overflows and carries are not detected. The results are returned in the corresponding elements of vector d.

Table 2-35: Vector Subtract

	Return/Argument Types	3	Specific Intrinsics	Assembly Mapping	
d	а	b	Specific munisics	Assembly Mapping	
vector signed short	vector signed short	vector signed short	d = si sfh(b, a)	SFH d, b, a	
vector unsigned short	vector unsigned short	vector unsigned short	a = 3i_3in(b, a)	orrid, b, a	
vector signed int	vector signed int	vector signed int	d = si sf(b, a)	SF d, b, a	
vector unsigned int	vector unsigned int	vector unsigned int	$a = si_s(b, a)$	3r u, b, a	
vector signed int	10-bit signed int	vector signed int	d = si_sfi(b, a)	SFI d, b, a	
vector unsigned int	(literal)	vector unsigned int	$\alpha = si_si(b, a)$		
vector signed int	int	vector signed int	See section "2.2.1	1. Mapping Intrinsics ands".	
vector unsigned int	unsigned int	vector unsigned int	with Scalar Opera		
vector signed short	10-bit signed short	vector signed short	d = si_sfhi(b, a)	SFHI d, b, a	
vector unsigned short	(literal)	vector unsigned short	$\alpha = si_siii(b, a)$		
vector signed short	short	vector signed short	See section "2.2.1	. Mapping Intrinsics	
vector unsigned short	unsigned short	vector unsigned short	with Scalar Opera	nds".	
vector float	vector float	vector float	$d = si_fs(a, b)$	FS d, a, b	
vector double	vector double	vector double	d = si_dfs(a, b)	DFS d, a, b	

spu_subx: Vector Subtract Extended

d = spu_subx(a, b, c)

Each element of vector b is subtracted from the corresponding element of vector a. An additional 1 is subtracted from the result if the least significant bit of the corresponding element of vector c is 0. The final result is returned in the corresponding element of vector d.

Table 2-36: Vector Subtract Extended

	Return/Argum	Return/Argument Types			Assembly Mapping
d	а	b	С	opecine munisies	
vector signed int	vector signed int	vector signed int	vector signed int	d = si_sfx(b,a, c)	rt < c SFX rt, b, a d < rt
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int		



2.6. Byte Operation Intrinsics

spu_absd: Element-Wise Absolute Difference

$d = spu_absd(a, b)$

Each element of vector a is subtracted from the corresponding element of vector b, and the absolute value of the result is returned in the corresponding element of vector d.

Table 2-37: Absolute Difference of Sixteen (8-bit) Unsigned Integer Elements

Return/Argument Types			Specific Intrinsics	Assembly Mapping	
d	d a		Specific munisics	Assembly Mapping	
vector unsigned char	vector unsigned char	vector unsigned char	$d = si_absdb(a, b)$	ABSDB d, a, b	

spu_avg: Average of Two Vectors

d = spu_avg(a, b)

Each element of vector a is added to the corresponding element of vector b plus 1. The result is shifted to the right by 1 bit and placed in the corresponding element of vector d.

Table 2-38: Average Sixteen (8-bit) Integer Elements

	Return/Argument Types Specific Intrinsics		Assembly Mapping	
d	а	b	Specific multisles	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = si_avgb(a, b)$	AVGB d, a, b

spu_sumb: Sum Bytes into Shorts

d = spu_sumb(a, b)

Each four elements of b are summed and returned in the corresponding even elements of vector d. Each four elements of a are summed and returned in the corresponding odd elements of d.

Table 2-39: Sum Sixteen (8-bit) Unsigned Integer Elements

Return/Argument Types			Specific Intrinsics	Assembly Mapping	
d	а	b		Assembly Mapping	
vector unsigned short	vector unsigned char	vector unsigned char	d = si_sumb(a, b)	SUMB d, a, b	

2.7. Compare, Branch and Halt Intrinsics

spu_bisled: Branch Indirect and Set Link if External Data

```
(void) spu_bisled(func)
(void) spu_bisled_d(func)
(void) spu_bisled_e(func)
```

The count value of channel 0 (event status) is examined. If it is zero, execution continues with the next sequential instruction. If it is nonzero, the function func is called. The parameter func is the name of, or pointer to, a parameter-less function with no return value. If func is called, the spu_bisled_d and spu_bisled_e forms of the intrinsic do one of the following actions:

- Disable interrupts use spu_bisled_d
- Enable interrupts use spu_bisled_e

Programming Note: Because the bisled instruction is assumed to behave as a synchronous software interrupt, standard calling conventions are not observed because all volatile registers must be considered non-volatile by the



bisled target function, func. See the SPU Application Binary Interface Specification for additional details about standard calling conventions.

With respect to branch prediction, it is assumed that func is not called. Therefore, a branch hint instruction will not be inserted as a result of the spu_bisled()ntrinsic.

Table 2-40: Branch Indirect and Set Link If External Data

Generic Intrinsic Form	func	Specific Intrinsics	Assembly Mapping
spu_bisled		<pre>si_bisled(func)</pre>	BISLED \$LR, func
spu_bisled_d	void (*func) ()	si_bisledd(func)	BISLEDD \$LR, func
spu_bisled_e		si_bislede(func)	BISLEDE \$LR, func

spu_cmpabseq: Element-Wise Compare Absolute Equal

d = spu_cmpabseq(a, b)

The absolute value of each element of vector a is compared with the absolute value of the corresponding element of vector b. If the absolute values are equal, the corresponding element of vector d is set to all ones; otherwise, the corresponding element of d is set to all zeros.

Table 2-41: Compare Absolute Equal Element by Element

Return//		rgument Types		Specific Intrinsics	Assembly Mapping
	d	а	b		
	vector unsigned int	vector float	vector float	$d = si_fcmeq(a, b)$	FCMEQ d, a, b

spu_cmpabsgt: Element-Wise Compare Absolute Greater Than

d = spu_cmpabsgt(a, b)

The absolute value of each element of vector a is compared with the absolute value of the corresponding element of vector b. If the element of a is greater than the element of b, the corresponding element of vector d is set to all ones; otherwise, the corresponding element of d is set to all zeros.

Table 2-42: Compare Absolute Greater Than Element by Element

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	b		Assembly Mapping
vector unsigned int	vector float	vector float	d = si_fcmgt(a, b)	FCMGT d, a, b

spu_cmpeq: Element-Wise Compare Equal

d = spu_cmpeq(a, b)

Each element of vector a is compared with the corresponding element of vector b. If b is a scalar, the scalar value is first replicated for each element, and then a and b are compared. If the operands are equal, all bits of the corresponding element of vector d are set to one. If they are unequal, all bits of the corresponding element of d are set to zero.

	Return/Argument Types			Assembly Mapping
d	а	b		Assembly Mapping
vector unsigned char	vector signed char	vector signed char	$d = si_ceqb($	CEQb d, a, b
	vector unsigned char	vector unsigned char	a, b)	
vestor unsigned short	vector signed short	vector signed short	$d = si_ceqh($	CEQH d, a, b
vector unsigned short	vector unsigned short	vector unsigned short	a, b)	



F	Return/Argument Types		Specific Intrinsics	Assembly Mapping
d	а	b	Opecilie manisics	Assembly Mapping
	vector signed int	vector signed int	d = si_ceq(CEQ d, a, b
vector unsigned int	vector unsigned int	vector unsigned int	a, b)	
,	vector float	vector float	d = si_fceq(a, b)	FCEQ d, a, b
	vector signed char	10-bit signed int	d = si_ceqbi(CEQBI d, a, b
vector unsigned char	vector unsigned char	(literal)	a, b)	CEQDIU, a, b
vector unsigned char	vector signed char	signed char	See section "2.2	1. Mapping
	vector unsigned char	unsigned char	Intrinsics with Scalar Operands".	
	vector signed short	10-bit signed int (literal)	d = si_ceqhi(a, b)	CEQHI d, a, b
vector unsigned short	vector unsigned short			
vector unsigned short	vector signed short	signed short	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
	vector unsigned short	unsigned short		
	vector signed int	10-bit signed int (literal)	d = si_ceqi(a, b)	CEQI d, a, b
vector unsigned int	vector unsigned int			
	vector signed int	signed int	See section "2.2.1. Mapping Intrinsics with Scalar Operands"	
	vector unsigned int	unsigned int		

spu_cmpgt: Element-Wise Compare Greater Than

d = spu_cmpgt(a, b)

Each element of vector a is compared with the corresponding element of vector b. If b is a scalar, the scalar value is replicated for each element and then a and b are compared. If the element of a is greater than the corresponding element of b, all bits of the corresponding element of vector d are set to one; otherwise, all bits of the corresponding element of d are set to zero.

Table 2-44: Compare Greater Than Element by Element

F	Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	b	Opecine munisics	, locombry mapping	
		vector signed char	$d = si_cgtb(a, b)$	CGTB d, a, b	
	vector signed char	10-bit signed int (literal)	d = si_cgtbi(a, b)	CGTBI d, a, b	
vector unsigned char		signed char	See section "2.2.1. Mapping Intrinsics with Scalar Operands".		
vector unsigned char		vector unsigned char	$d = si_clgtb(a, b)$	CLGTB d, a, b	
	vector unsigned char	10-bit signed int (literal)	d = si_clgtbi(a, b)	CLGTBI d, a, b	
		unsigned char	See section "2.2.1. Mapping Intrinsics with Scalar Operands".		
vector unsigned short		vector signed short	$d = si_cgth(a, b)$	CGTH d, a, b	
	vector signed short	10-bit signed int (literal)	d = si_cgthi(a, b)	CGTHI d, a, b	
	vector unsigned short	signed short	See section "2.2.1. Mapping Intrinsics with Scalar Operands".		
		vector unsigned short	d = si_clgth(a, b)	CLGTH d, a, b	
		10-bit signed int (literal)	d = si_clgthi(a, b)	CLGTHI d, a, b	



Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	b	Opeeine manisies	Assembly Mapping
		unsigned short	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
		vector signed int	$d = si_cgt(a, b)$	CGT d, a, b
	vector signed int	10-bit signed int (literal)	$d = si_cgti(a, b)$	CGTI d, a, b
		signed int	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
vector unsigned int		vector unsigned int	$d = si_clgt(a, b)$	CLGT d, a, b
	vector unsigned int	10-bit signed int (literal)	d = si_clgti(a, b)	CLGTI d, a, b
		unsigned int	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
	vector float	vector float	$d = si_fcgt(a, b)$	FCGT d, a, b

spu_hcmpeq: Halt If Compare Equal

(void) spu_hcmpeq(a, b)

The contents of *a* and *b* are compared. If they are equal, execution is halted.

Table 2-45: Halt If Compare Equal

Return/Arç a	gument Types b	Specific Intrinsics	Assembly Mapping ^{1,2}
int	int (non-literal)	si hog(a, b)	
unsigned int	unsigned int (non-literal)	si_heq(a, b)	HEQ rt, a, b
int	10-bit signed int (literal)	si_heqi(a, b)	HEQI rt, a, b
unsigned int			

¹ Immediate values that cannot be represented as a 10-bit signed value are constructed similar to the method described in section "2.2.1. Mapping Intrinsics with Scalar Operands" on page 14.

² The false target parameter *rt* is optimally chosen depending on the register usage of neighboring instructions.



spu_hcmpgt: Halt If Compare Greater Than

(void) spu_hcmpgt(a, b)

The contents of *a* and *b* are compared. If *a* is greater than *b*, execution is halted.

Table 2-46: Halt If Compare Greater Than

Return/Arg	Return/Argument Types		Assembly Mapping ^{1,2}
а	b	Specific Intrinsics	
int	int (non-literal)	si_hgt(a, b)	HGT rt, a, b
unsigned int	unsigned int (non-literal)	si_hlgt(a, b)	HLGT rt, a, b
int	10-bit signed int (literal)	si_hgti(a, b)	HGTI rt, a, b
unsigned int	10-bit signed int (literal)	si_hlgti(a, b)	HLGTI rt, a, b

¹ Immediate values that cannot be represented as 10-bit signed values are constructed in a way similar to the method described in section "2.2.1. Mapping Intrinsics with Scalar Operands" on page 14.

² The false target parameter *rt* is optimally chosen depending on the register usage of neighboring instructions.

2.8. Bits and Mask Intrinsics

spu_cntb: Vector Count Ones for Vytes

$$d = spu_cntb(a)$$

For each element of vector *a*, the number of ones are counted, and the count is placed in the corresponding element of vector *d*.

Table 2-47: Count Ones for Bytes

Return/Argu	iment Types	Specific	Assembly Mapping
d	а	Intrinsics	
vector unsigned char	vector unsigned char	si cntb	
	vector signed char		

spu_cntlz: Vector Count Leading Zeros

d = spu_cntlz(a)

For each element of vector *a*, the number of leading zeros is counted, and the resulting count is placed in the corresponding element of vector *d*.

Return/Argument Types		Specific	Assembly Mapping	
d	а	Intrinsics	Assembly Mapping	
	vector signed int			
vector unsigned int		$d = si_clz(a)$	CLZ d, a	



Return/Argu	iment Types	Specific	Assembly Mapping	
d	а	Intrinsics	7.55cmbiy Mapping	
	vector unsigned int			
	vector float			

spu_gather: Gather Bits From Elements

d = spu_gather(a)

The rightmost bit (LSB) of each element of vector a is gathered, concatenated, and returned in the rightmost bits of element 0 of vector d. For a byte vector, 16 bits are gathered; for a halfword vector, 8 bits are gathered; and for a word vector, 4 bits are gathered. The remaining bits of element 0 of d and all other elements of that vector are zeroed.

Table 2-49: Gather Bits from a Vector of Bytes, Halfwords, or Words

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а		Assembly Mapping	
	vector unsigned char	d = si gbb(a)	GBB d, a	
vector unsigned int	vector signed char	a – 01_900(a)		
	vector unsigned short	$d = si_gbh(a)$	GBH d, a	
	vector signed short	a – si_gon(a)	GDITU, a	
	vector unsigned int		GB d, a	
	vector signed int	$d = si_gb(a)$		
	vector float			

spu_maskb: Form Select Byte Mask

d = spu_maskb(a)

For each of the least significant 16 bits of *a*, each bit is replicated 8 times, producing a 128-bit vector mask that is returned in vector *d*.

Table 2-50: Form Selection	Mask for a	Vector of Bytes
----------------------------	------------	-----------------

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а		Assembly Mapping	
	unsigned short		FSMB d, a	
vector unsigned char	signed short	$d = si_fsmb(a)$		
	unsigned int	a = 31_131116(a)		
	signed int			
	16-bit unsigned int (literal)	d = si_fsmbi(a)	FSMBI d, a	

spu_maskh: Form Select Halfword Mask

d = spu_maskh(a)

For each of the least significant 8 bits of *a*, each bit is replicated 16 times, producing a 128-bit vector mask that is returned in vector *d*.

Table 2-51: Form Selection Mask for Vector of Halfwords

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	Specific munisics	Assembly Mapping	
vector unsigned short	unsigned char	$d = si_fsmh(a)$	FSMH d, a	



Return/Argument Types		Specific Intrinsics	Assembly Mapping
d	а		Assembly Mapping
	signed char		
	unsigned short		
	signed short		
	unsigned int		
	signed int	-	

spu_maskw: Form Select Word Mask

```
d = spu_maskw(a)
```

For each of the least significant 4 bits of *a*, each bit is replicated 32 times, producing a 128-bit vector mask that is returned in vector *d*.

Table 2-52: Form Selection Mask for Vector of Words	Table 2-52: Form	Selection	Mask for	Vector of \	Words
-----------------------------------------------------	------------------	-----------	----------	-------------	-------

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	Opeoine manisios	Assembly Mapping	
vector unsigned int	unsigned char			
	signed char		FSM d, a	
	unsigned short	d = si_fsm(a)		
	signed short	u – si_isiii(a)		
	unsigned int			
	signed int			

spu_sel: Select Bits

d = spu_sel(a, b, pattern)

For each bit in the 128-bit vector *pattern*, the corresponding bit from either vector *a* or vector *b* is selected. If the bit is 0, the bit from *a* is selected; otherwise, the bit from *b* is selected. The result is returned in vector *d*.

Table 2-53: Select Bits from Vector of Byte

	Return/Argum	ent Types		Specific Intrinsics	Assembly	
d	а	b	pattern		Mapping	
vector unsigned char	vector unsigned char	vector unsigned char	vector	d = si_selb(a, b, pattern)	SELB d, a, b, pattern	
vector signed char	vector signed char	vector signed char	unsigned char			
vector unsigned short	vector unsigned short	vector unsigned short	vector			
vector signed short	vector signed short	vector signed short	unsigned short			
vector unsigned int	vector unsigned int	vector unsigned int	vector unsigned int			
vector signed int	vector signed int	vector signed int				
vector float	vector float	vector float				
vector unsigned long long	vector unsigned long long	vector unsigned long long	vector unsigned long long			



	Return/Argum	ent Types		Specific Intrinsics	Assembly
d	а	b	pattern	opeoine intrinsios	Mapping
vector signed long long	vector signed long long	vector signed long long			
vector double	vector double	vector double	_		

spu_shuffle: Shuffle Bytes of a Vector

d = spu_shuffle(a, b, pattern)

For each byte of *pattern*, the byte is examined, and a byte is produced, as shown in Figure 2-2. The result is returned in the corresponding byte of vector *d*.

0	Figure 2-2: Shuff	le Pattern
---	-------------------	------------

Value in the Byte of Pattern (in binary)	Resulting Byte
10xxxxxx	0x00
110xxxxx	0xFF
111xxxxx	0x80
otherwise	the byte of (a $ {\rm b})$ addressed by the rightmost 5 bits of pattern

Table 2-54: Shuffle Two Vectors of Bytes

Return/Argument Types			Specific Intrinsics	Assembly Mapping		
d	а	b	pattern	opecine munisics		
vector unsigned char	vector unsigned char	vector unsigned char				
vector signed char	vector signed char	vector signed char				
vector unsigned short	vector unsigned short	vector unsigned short				
vector signed short	vector signed short	vector signed short	unsigned		SHUFB d, a, b, pattern	
vector unsigned int	vector unsigned int	vector unsigned int		d = si_shufb(a, b, pattern)		
vector signed int	vector signed int	vector signed int		Undi		
vector unsigned long long	vector unsigned long long	vector unsigned long long				
vector signed long long	vector signed long long	vector signed long long				
vector float	vector float	vector float				
vector double	vector double	vector double				



2.9. Logical Intrinsics

spu_and: Vector Bit-Wise AND

 $d = spu_and(a, b)$

Each bit of vector a is logically ANDed with the corresponding bit of vector b. If b is a scalar, the scalar value is first replicated for each element, and then a and b are ANDed. The results are returned in the corresponding bit of vector d.

Table 2-55: Vector Bit-Wise AND

	Return/Argument Typ	es	Specific Intrinsics	Assembly Mapping
d	а	b	Opecine manales	
vector unsigned char	vector unsigned char	vector unsigned char		
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int	$d = si_and(a, b)$	AND d, a, b
vector signed int	vector signed int	vector signed int	$a = Si_a nu(a, b)$	AND U, a, b
vector unsigned long long	vector unsigned long long	vector unsigned long long	-	
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		
vector unsigned char	vector unsigned char	10-bit signed int (literal)	d = si_andbi(a, b)	ANDBI d, a, b
vector signed char	vector signed char	(illeral)	DJ	
vector unsigned char	vector unsigned char	unsigned char	See section "2.2.1. Mapping Intrinsics	
vector signed char	vector signed char	signed char	with Scalar Operar	ius .
vector unsigned short	vector unsigned short	10-bit signed int	d = si_andhi(a,	ANDHI d, a, b
vector signed short	vector signed short	(literal)	b)	
vector unsigned short	vector unsigned short	unsigned short	See section "2.2.1. Mapping Intrinsication with Scalar Operands".	
vector signed short	vector signed short	signed short		
vector unsigned int	vector unsigned int	10-bit signed int	d = ei andi(a b)	
vector signed int	vector signed int	(literal)	$d = si_andi(a, b)$	ANDI d, a, b
vector unsigned int	vector unsigned int	unsigned int	See section "2.2.1.	Mapping Intrinsics
vector signed int	vector signed int	signed int	with Scalar Operar	nds".



spu_andc: Vector Bit-Wise AND with Complement

d = spu_andc(a, b)

Each bit of vector *a* is ANDed with the complement of the corresponding bit of vector *b*. The result is returned in the corresponding bit of vector *d*.

Table 2-56: Vector Bit-Wise AND with Complement

	Return/Argument Types		Specific Intrinsics	Assembly Mapping
d	а	b	opecific munisics	
vector unsigned char	vector unsigned char	vector unsigned char		
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		ANDC d, a, b
vector signed short	vector signed short	vector signed short	-	
vector unsigned int	vector unsigned int	vector unsigned int	d = si_andc(a,	
vector signed int	vector signed int	vector signed int	b)	
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

spu_eqv: Vector Bit-Wise Equivalent

d = spu_eqv(a, b)

Each bit of vector a is compared with the corresponding bit of vector b. The corresponding bit of vector d is set to 1 if the bits in a and b are equivalent; otherwise, the bit is set to 0.

	Return/Argument Ty	/pes	Specific Intrinsics	Assembly Mapping
d	а	b	Specific munisics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char		
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short	d = si_eqv(a, b)	EQV d, a, b
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int		
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

Table 2-57:	Vector	Bit-Wise	Εo	uivalent
	100101	DIC 11100		aivaioni



spu_nand: Vector Bit-Wise Complement of AND

d = spu_nand(a, b)

Each bit of vector *a* is ANDed with the corresponding bit of vector *b*. The complement of the result is returned in the corresponding bit of vector *d*.

Table 2-58: Vector Bit-Wise Complement of AND

	Return/Argument Types			Assembly Mapping	
d	а	b	Specific Intrinsics	Assembly Mapping	
vector unsigned char	vector unsigned char	vector unsigned char			
vector signed char	vector signed char	vector signed char			
vector unsigned short	vector unsigned short	vector unsigned short			
vector signed short	vector signed short	vector signed short			
vector unsigned int	vector unsigned int	vector unsigned int			
vector signed int	vector signed int	vector signed int	$d = si_nand(a,$	NAND d, a, b	
vector unsigned long long	vector unsigned long long	vector unsigned long long	b)		
vector signed long long	vector signed long long	vector signed long long			
vector float	vector float	vector float			
vector double	vector double	vector double			

spu_nor: Vector Bit-Wise Complement of OR

d = spu_nor(a, b)

Each bit of vector *a* is ORed with the corresponding bit of vector *b*. The complement of the result is returned in the corresponding bit of vector *d*.

Table 2-59: Vector Bit-Wise Complement of OR

	Return/Argument Types			Assembly Mapping
d	а	b	Specific munisics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char		
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short	Ť	
vector signed short	vector signed short	vector signed short	*	
vector unsigned int	vector unsigned int	vector unsigned int	*	
vector signed int	vector signed int	vector signed int	$d = si_nor(a, b)$	NOR d,a, b
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double	*	



spu_or: Vector Bit-Wise OR

d = spu_or(a, b)

Each bit of vector a is logically ORed with the corresponding bit of vector b. If b is a scalar, the scalar value is first replicated for each element, and then a and b are ORed. The result is returned in the corresponding bit of vector d.

Table 2-60: Vector Bit-Wise OR

	Return/Argument Typ	es	Specific Intrinsics	Assembly Mapping
d	а	b	Opecine manisies	
vector unsigned char	vector unsigned char	vector unsigned char		
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short		
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int	d = si_or(a, b)	OR d, a, b
vector signed int	vector signed int	vector signed int	$a = 3i_0i(a, b)$	OIT U, A, D
vector unsigned long long	vector unsigned long long	vector unsigned long long		
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float	-	
vector double	vector double	vector double	_	
vector unsigned char	vector unsigned char	10-bit signed int (literal)	d = si_orbi(a, b)	ORBI d, a, b
vector signed char	vector signed char	-		
vector unsigned char	vector unsigned char	unsigned char	See section "2.2.1. Mapping Intrinsics	
vector signed char	vector signed char	signed char	with Scalar Opera	nus.
vector unsigned short	vector unsigned short	10-bit signed int (literal)	d = si_orhi(a, b)	ORHI d, a, b
vector signed short	vector signed short			
vector unsigned short	vector unsigned short	unsigned short	See section "2.2.1. Mapping Intrine with Scalar Operands".	
vector signed short	vector signed short	signed short		
vector unsigned int	vector unsigned int	10-bit signed int	$d = si_ori(a, b)$	ORI d, a, b
vector signed int	vector signed int	(literal)	$a = SI_O(a, D)$	UNIU, a, D
vector unsigned int	vector unsigned int	unsigned int		. Mapping Intrinsics
vector signed int	vector signed int	signed int	with Scalar Opera	nds".

spu_orc: Vector Bit-Wise OR with Complement

d = spu_orc(a, b)

Each bit of vector a is ORed with the complement of the corresponding bit of vector b. The result is returned in the corresponding bit of vector d.



Table 2-61: Vector Bit-Wise OR with Complement

	Return/Argument Types		Specific Intrinsics	Assembly Mapping
d	а	b	Opecine manales	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char		
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short	-	
vector signed short	vector signed short	vector signed short		
vector unsigned int	vector unsigned int	vector unsigned int		
vector signed int	vector signed int	vector signed int	$d = si_orc(a, b)$	ORC d,a, b
vector unsigned long long	vector unsigned long long	vector unsigned long long	_	
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		
vector double	vector double	vector double		

spu_orx: OR Word Across

d = spu_orx(a)

The four word elements of vector a are logically ORed. The result is returned in word element 0 of vector d. All other elements (1,2,3) of d are assigned a value of zero.

Table 2-62: OR Word Elements Across

Return/Argument Types		Specific	Assembly Mapping
d a		Intrinsics	
vector unsigned int	or unsigned int vector unsigned int		ORX d, a
vector signed int	vector signed int	$d = si_orx(a)$	OIXX U, a

spu_xor: Vector Bit-Wise Exclusive OR

d = spu_xor(a, b)

Each element of vector a is exclusive-ORed with the corresponding element of vector b. If b is a scalar, the scalar value is first replicated for each element. The result is returned in the corresponding bit of vector d.

Table 2-63: Vector	Bit-Wise	Exclusive OR

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	b	Opecine manisics	Assembly Mapping
vector unsigned char	vector unsigned char	vector unsigned char	$d = si_xor(a, b)$	XOR d, a, b
vector signed char	vector signed char	vector signed char		
vector unsigned short	vector unsigned short	vector unsigned short	_	
vector signed short	vector signed short	vector signed short	_	
vector unsigned int	vector unsigned int	vector unsigned int	-	
vector signed int	vector signed int	vector signed int	_	
vector unsigned long long	vector unsigned long long	vector unsigned long long	-	
vector signed long long	vector signed long long	vector signed long long		
vector float	vector float	vector float		



Return/Argument Types		Specific Intrinsics	Assembly Mapping		
d	а	b		/ decimely mapping	
vector double	vector double	vector double			
vector unsigned char	vector unsigned char	10-bit signed int	d = si_xorbi(a,	XORBI d, a, b	
vector signed char	vector signed char	(literal)	b)	XORDI U, a, D	
vector unsigned char	vector unsigned char	unsigned char	See section "2.2.1	1. Mapping	
vector signed char	vector signed char	signed char	Intrinsics with Sca	lar Operands".	
vector unsigned short	vector unsigned short	10-bit signed int	$d = si_xorhi(a,$	XORHI d, a, b	
vector signed short	vector signed short	(literal)	b)		
vector unsigned short	vector unsigned short	unsigned short	See section "2.2.1. Mapping		
vector signed short	vector signed short	signed short	Intrinsics with Sca	lar Operands".	
vector unsigned int	vector unsigned int	10-bit signed int	d = oi vori(a b)		
vector signed int	vector signed int	(literal)	$d = si_xori(a, b)$	XORI d, a, b	
vector unsigned int	vector unsigned int	unsigned int See section "2.2.1. Mappi		. Mapping	
vector signed int	vector signed int	signed int	Intrinsics with Scalar Operands".		

2.10. Shift and Rotate Intrinsics

spu_rl: Element-Wise Rotate Left by Bits

d = spu_rl(a, count)

Each element of vector *a* is rotated left by the number of bits specified by the corresponding element in vector *count*. Bits rotated out of the left end of the element are rotated in at the right end. A limited number of *count* bits are used depending on the size of the element. For halfword elements, the 4 least significant bits of *count* are used. For word elements, the 5 least significant bits of *count* are used.

The results are returned in the corresponding elements of vector *d*.

Table 2-64: Element-Wise Rotate Left by Bits

Return/Argument Types		Specific Intrinsics	Assembly Mapping		
d	а	count	opecine intrinsics	Assembly Mapping	
vector unsigned short	vector unsigned short	vector signed short	$d = si_roth($	ROTH d, a, count	
vector signed short	vector signed short	vector signed short	a, count)	Roma, a, count	
vector unsigned int	vector unsigned int	vector signed int	d = si_rot(POT di a count	
vector signed int	vector signed int	vector signed int	a, count)	ROT d, a, count	
vector unsigned short	vector unsigned short	7-bit signed int	d = si_rothi(
vector signed short	vector signed short	(literal)	a, count)	ROTHI d, a, count	
vector unsigned short	vector unsigned short	int	See section "2.2.1. Mapping Intrins		
vector signed short	vector signed short	IIIL	with Scalar Opera	ands".	
vector unsigned int	vector unsigned int	7-bit signed int	d = si_roti(ROTI d, a, count	
vector signed int	vector signed int	(literal)	a, count)	ROTTU, a, count	
vector unsigned int	vector unsigned int	int	See section "2.2."	1. Mapping Intrinsics	
vector signed int	vector signed int	ш	with Scalar Opera	ands".	



spu_rlmask: Element-Wise Rotate Left and Mask by Bits

```
d = spu_rlmask(a, count)
```

This function uses an element-wise rotate left and mask operation to perform a logical shift right (LSR) by bits of each element of vector *a*, where *count* represents the negated value, or values, of the desired corresponding right-shift amounts. (The *count* parameter can be either a vector or a scalar, as shown in Table 2-65.) For example, if scalar *count* is –5, each element of *a* is shifted right by 5 bits. The effect of this function is more precisely shown by the following code:

```
For (each halfword element h in vector a){
    int bitshift = -count & 0x1F;
    h = (shift & 0x10)? 0: LSR(h,bitshift);
}
For (each word element w in vector a){
    int bitshift = -count & 0x3F;
    w = (shift & 0x20)? 0: LSR(w,bitshift);
}
```

The results are returned in the corresponding elements of vector *d*.

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	count		Assembly Mapping
vector unsigned short	vector unsigned short	vector signed	d = si_rothm(ROTHM d, a,
vector signed short	vector signed short	short	a, count)	count
vector unsigned int	vector unsigned int		d = si_rotm(ROTM d, a,
vector signed int	vector signed int	vector signed int	a, count)	count
vector unsigned short	vector unsigned short	7-bit signed int	d = si_rothmi(ROTHMI d, a,
vector signed short	vector signed short	(literal)	a, count)	count
vector unsigned short	vector unsigned short	int	See section "2.2.1. Mapping Intrinsic	
vector signed short	vector signed short		with Scalar Operar	nds".
vector unsigned int	vector unsigned int	7-bit signed int	d = si_rotmi(ROTMI d, a,
vector signed int	vector signed int	(literal)	a, count)	count
vector unsigned int	vector unsigned int	int	See section "2.2.1.	Mapping Intrinsics
vector signed int	vector signed int	int	with Scalar Operar	nds".

Table 2-65: Element-Wise Rotate Left and Mask by Bits

spu_rlmaska: Element-Wise Rotate Left and Mask Algebraic by Bits

d = spu_rlmaska(a, count)

This function uses an element-wise rotate left and mask operation to perform an arithmetical shift right (ASR) of each element of vector *a*, where *count* represents the negated value, or values, of the desired corresponding right-shift amounts. (The *count* parameter can be either a vector or a scalar, as shown in Table 2-66.) For example, if scalar *count* is –5, each element of *a* is shifted right by 5 bits. The effect of this function is more precisely shown by the following code:

```
For (each halfword element h in vector a){
    int bitshift = -count & 0x1F;
    h = (shift & 0x10)? 0: ASR(h,bitshift);
}
For (each word element w in vector a){
    int bitshift = -count & 0x3F;
    w = (shift & 0x20)? 0: ASR(w,bitshift);
}
```



The results are returned in the corresponding elements of vector *d*.

Table 2-66: Element-W	Vise Rotate Left and	Mask Algebraic by Bits
	noo notato Eon ana	

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	count		rosembly Mapping
vector unsigned short	vector unsigned short	vector signed short	d = si_rotmah(ROTMAH d, a,
vector signed short	vector signed short	vector signed short	a, count)	count
vector unsigned int	vector unsigned int	vector signed int	d = si_rotma(ROTMA d, a, count
vector signed int	vector signed int	vector signed int	a, count)	
vector unsigned short	vector unsigned short	7-bit signed int	d = si_rotmahi(ROTMAHI d, a,
vector signed short	vector signed short	(literal)	a, count)	count
vector unsigned short	vector unsigned short	int	See section "2.2.1. Mapping Intrinsics with Scalar Operands".	
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	7-bit signed int	d = si_rotmai(ROTMAI d, a,
vector signed int	vector signed int	(literal)	a, count)	count
vector unsigned int	vector unsigned int	int	See section "2.2.1. Mapping Intrinsic	
vector signed int	vector signed int	int	with Scalar Operan	ds".

spu_rlmaskqw: Rotate Left and Mask Quadword by Bits

```
d = spu_rlmaskqw(a, count)
```

This function uses a rotate and mask quadword by bits operation to perform a quadword logical shift right (LSR) of up to 7 bits, where *count* represents the negated value of the desired right-shift amount. For example, if *count* is -5, vector *a* is shifted right by 5 bits. The effect of this function is more precisely shown by the following code:

```
qword spu_rlmaskqw(qword a, int count)
{    int bitshift = -count & 0x7;
    return LSR(a,bitshift);
}
```

The resulting quadword is returned in vector *d*.

Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	а	count	Opecine intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char			ROTQMBII d, a, count
vector signed char	vector signed char		d = si_rotqmbii(a, count) (count = 7-bit immediate)	
vector unsigned short	vector unsigned short	int (literal)		
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			



Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	а	count	opecine munisies	Assembly Mapping
vector unsigned char	vector unsigned char	int		ROTQMBI d, a, count
vector signed char	vector signed char		d = si_rot qmbi(a, count)	
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int	(non-literal)		
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

spu_rlmaskqwbyte: Rotate Left and Mask Quadword by Bytes

d = spu_rlmaskqwbyte(a, count)

This function uses a rotate and mask quadword by bytes operation to perform a quadword logical shift right (LSR) by bytes, where *count* represents the negated value of the desired byte right-shift amount. For example, if *count* is –5, vector *a* is shifted right by 5 bytes. The effect of this function is more precisely shown by the following code:

```
qword spu_rlmaskqwbyte(qword a, int count)
{    int bitshift = (-count << 3) & 0xF8;
    return LSR(a,bitshift);
}</pre>
```

The resulting quadword is returned in vector *d*.

Table 2-68: Rotate Left and Mask Quadword by Bytes

Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	а	count		Assembly Mapping
vector unsigned char	vector unsigned char	int		
vector signed char	vector signed char		d = si_rotqmbyi(a, count) (count = 7-bit immediate)	
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			ROTQMBYI d, a, count
vector unsigned int	vector unsigned int			
vector signed int	vector signed int	(literal)		
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			count
vector float	vector float			
vector double	vector double			



Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	a count		Assembly Mapping
vector unsigned char	vector unsigned char			ROTQMBY d, a, count
vector signed char	vector signed char		d = si_rotqmby(a, count)	
vector unsigned short	vector unsigned short			
vector signed short	vector signed short	int (non-literal)		
vector unsigned int	venter along al int			
vector signed int				
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

spu_rlmaskqwbytebc: Rotate Left and Mask Quadword by Bytes From Bit Shift Count

d = spu_rlmaskqwbytebc(a, count)

This function uses a rotate and mask quadword by bytes from bit shift count operation to perform a quadword logical shift right (LSR) by bytes, where bits 24-28 of *count* represent the negated value of the desired byte right-shift amount. For example, if the bit shift *count* is -10, vector *a* is shifted right by 2 bytes. The effect of this function is more precisely shown by the following code:

```
qword spu_rlmaskqwbytebc(qword a, int count)
{    int bitshift = -(count & 0xF8) & 0xF8;
    return LSR(a,bitshift);
}
```

The resulting quadword is returned in vector *d*.

Programming Note: The following example code shows typical usage of this function; it computes a vector d that is the value of vector a logically shifted right by n bits:

d = spu_rlmaskqwbytebc(a,7-n);

```
d = spu_rlmaskqw(d,-n);
```

Table 2-69: Rotate Left and Mask Quadword by Bytes from Bit Shift Count

Return/Argument Types			Specific Intrinsics	Assembly Mapping	
d	а	count	Opecine manisies	Assembly Mapping	
vector unsigned char	vector unsigned char			ROTQMBYBI d, a, count	
vector signed char	vector signed char	tor unsigned short tor signed short tor unsigned int	d = si_rotqmbybi(a, count)		
vector unsigned short	vector unsigned short				
vector signed short	vector signed short				
vector unsigned int	vector unsigned int				
vector signed int	vector signed int				
vector unsigned long long	vector unsigned long long				
vector signed long long	vector signed long long				
vector float	vector float				
vector double	vector double				



spu_rlqw: Rotate Quadword Left by Bits

d = spu_rlqw(a, count)

Vector *a* is rotated to the left by the number of bits specified by the 3 least significant bits of *count*. Bits rotated out of the left end of the vector are rotated in on the right. The result is returned in vector *d*.

Table 2-70: Rotate Quadword Left by Bits

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	count	Specific intrinsics	
vector unsigned char	vector unsigned char		d = si_rotqbii(
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	int	a, count)	
vector signed int	vector signed int	(literal)		ROTQBII d, a, count
vector unsigned long long	vector unsigned long long	()	(<i>count</i> = 7-bit immediate)	
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char		d = si_rotqbi(a, count)	
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	int		
vector signed int	vector signed int	(non-		ROTQBI d, a, count
vector unsigned long long	vector unsigned long long	literal)		
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

spu_rlqwbyte: Quadword Rotate Left by Bytes

d = spu_rlqwbyte(a, count)

Vector *a* is rotated to the left by the number of bytes specified by the 4 least significant bits of *count*. Bytes rotated out of the left end of the vector are rotated in on the right. The result is returned in vector *d*.

Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	а	a count		
vector unsigned char	vector unsigned char	int	d = si_rotqbyi(ROTQBYI d, a,
vector signed char	vector signed char	(literal)	a, count)	count
vector unsigned short	vector unsigned short		(count = 7-bit	
vector signed short	vector signed short		immediate)	
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			
vector unsigned long long	vector unsigned long long			

IBM

44 SPU Low-Level Specific and Generic Intrinsics

Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	a count		Opecine manisics	
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char			
vector signed char	vector signed char		d = si_rotqby(a, count)	
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	int		
vector signed int	vector signed int	(non-		ROTQBY d, a, count
vector unsigned long long	vector unsigned long long	literal)		
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

spu_rlqwbytebc: Rotate Left Quadword by Bytes from Bit Shift Count

d = spu_rlqwbytebc(a, count)

Vector *a* is rotated to the left by the number of bytes specified by bits 24-28 of *count*. Bytes rotated out of the left end of the vector are rotated in at the right. The result is returned in vector *d*.

Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	a count		Specific munisics	Assembly Mapping
vector unsigned char	vector unsigned char			
vector signed char	vector signed char			ROTQBYBI d, a,
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	int	d = si_rotqbybi(
vector signed int	vector unsigned long long vector unsigned long long		a, count)	count
vector unsigned long long				
vector signed long long				
vector float	vector float			
vector double	vector double			

spu_sl: Element-Wise Shift Left by Bits

d = spu_sl(a, count)

Each element of vector *a* is shifted left by the number of bits specified by the corresponding element in vector *count*. If *count* is a scalar, the scalar value is first replicated for each element, and then *a* is shifted.



Bits shifted out of the left end of the element are discarded, and zeros are shifted in at the right. A limited number of *count* bits are used depending on the size of the element. For halfword elements, the 5 least significant bits of *count* are used, and for word elements, the 6 least significant bits are used. The result is returned in the corresponding bit of vector *d*.

Table 2-73: Element-Wise Shift Left by Bits

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	count	Opecine intrinsics	Assembly Mapping
vector unsigned short	vector unsigned short	vector unsigned	d = si_shlh(a,	SHLH d, a,
vector signed short	vector signed short	short	count)	count
vector unsigned int	vector unsigned int	vector uppigned int	d = ci ch(a count)	
vector signed int	vector signed int	vector unsigned int	d = si_shl(a, count)	SHL d, a, count
vector unsigned short	vector unsigned short	7-bit unsigned int	d = si_shlhi(a, count)	SHLHI d, a, count
vector signed short	vector signed short	(literal)		
vector unsigned short	vector unsigned short	unaigned int	See section "2.2.1. Mapping Intrinsics w Scalar Operands".	
vector signed short	vector signed short	unsigned int		
vector unsigned int	vector unsigned int	7-bit unsigned int	d – oj obli(a savet)	
vector signed int	vector signed int	(literal)	d = si_shli(a, count)	SHLI d, a, count
vector unsigned int	vector unsigned int		See section "2.2.1. Mapping Intrinsics v	
vector signed int	vector signed int	unsigned int	Scalar Operands".	-

spu_slqw: Shift Quadword Left by Bits

d = spu_slqw(a, count)

Vector *a* is shifted left by the number of bits specified by the 3 least significant bits of *count*. Bits shifted out of the left end of the vector are discarded, and zeros are shifted in at the right. The result is returned in vector *d*.

Table 2-74	: Shift	Quadword	Left by Bits
------------	---------	----------	--------------

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	а	count	opecine intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char			
vector signed char	vector signed char			
vector unsigned short	vector unsigned short	_		
vector signed short	vector signed short		d = si_shlqbii(
vector unsigned int	vector unsigned int	unsigned int	a, count)	
vector signed int	vector signed int	(literal)	(count = 7-bit immediate)	SHLQBII d, a, count
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			
vector unsigned char	vector unsigned char	unsigned int	d = si_shlqbi(SHLQBI d, a, count
vector signed char	vector signed char	(non-literal)	a, count)	
vector unsigned short	vector unsigned short	_		
vector signed short	vector signed short			
vector unsigned int	vector unsigned int			
vector signed int	vector signed int			



Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	а	count		Assembly Mapping
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

spu_slqwbyte: Shift Left Quadword by Bytes

d = spu_slqwbyte(a, count)

Vector *a* is shifted left by the number of bytes specified by the 5 least significant bits of *count*. Bytes shifted out of the left end of the vector are discarded, and zeros are shifted in at the right. The result is returned in vector *d*.

Return/Argument Types			Specific Intrinsics	Assembly Mapping	
d	d a		opecine intrinsics	Assembly Mapping	
vector unsigned char	vector unsigned char		d = si_shlqbyi(SHLQBYI d, a, count	
vector signed char	vector signed char				
vector unsigned short	vector unsigned short				
vector signed short	vector signed short				
vector unsigned int	vector unsigned int	unsigned int	a, count)		
vector signed int	vector signed int	(literal)	(count = 7-bit		
vector unsigned long long	vector unsigned long long		immediate)		
vector signed long long	vector signed long long				
vector float	vector float				
vector double	vector double				
vector unsigned char	vector unsigned char				
vector signed char	vector signed char				
vector unsigned short	vector unsigned short		d = si_shlqby(a, count)	SHLQBY d, a,	
vector signed short	vector signed short				
vector unsigned int	vector unsigned int	unsigned int			
vector signed int	vector signed int	(non-literal)		count	
vector unsigned long long	vector unsigned long long				
vector signed long long	vector signed long long				
vector float	vector float				
vector double	vector double				



spu_slqwbytebc: Shift Left Quadword by Bytes from Bit Shift Count

d = spu_slqwbytebc(a, count)

Vector *a* is shifted left by the number of bytes specified by bits 24-28 of *count*. Bytes shifted out of the left end of the vector are discarded, and zeros are shifted in at the right. The result is returned in vector *d*.

Table 2-76: Shift Left Quadword by Bytes from Bit Shift Count

Return/Argument Types			Specific Intrinsics	Assembly Mapping
d	d a count		opecine intrinsics	Assembly Mapping
vector unsigned char	vector unsigned char			
vector signed char	vector signed char			
vector unsigned short	vector unsigned short			
vector signed short	vector signed short			
vector unsigned int	vector unsigned int	unsigned int	d = si_shlqbybi(SHLQBYBI d, a, count
vector signed int	vector signed int	unsigned int	a, count)	
vector unsigned long long	vector unsigned long long			
vector signed long long	vector signed long long			
vector float	vector float			
vector double	vector double			

2.11. Control Intrinsics

spu_idisable: Disable Interrupts

(void) spu_idisable()

Asynchronous interrupts are disabled.

Programming Note: This intrinsic is considered volatile with respect to all other instructions; thus, the BID instruction will not be reordered with any other instructions.

Specific Intrinsics	Assembly Mapping
	position dependent:
	ILA t, <i>next_inst</i> BID t
	next_inst:
N/A	position independent:
	BRSLt, next_inst
	next_inst:
	Al t, t, 8
	BID t



spu_ienable: Enable Interrupts

(void) spu_ienable()

Asynchronous interrupts are enabled.

Programming Note: This intrinsic is considered volatile with respect to all other instructions; thus, the BIE instruction will not be reordered with any other instructions.

Table 2-78: Enable Interrupts

Specific Intrinsics	Assembly Mapping	
	position dependent:	
	ILA t, next_inst	
	BIE t	
	next_inst:	
N/A		
IN/A	position independent:	
	BRSLt, next_inst	
	next_inst:	
	Al t, t, 8	
	BIE t	

spu_mffpscr: Move from Floating-Point Status and Control Register

d = spu_mffpscr()

The floating-point status and control register (FPSCR) Special Purpose Register is read, and the contents are returned in *d*. Unused bits of the FPSCR are forced to zero.

Programming Note: This intrinsic is considered volatile with respect to the floating-point instructions and will not be reordered with respect to these instructions. The floating-point instructions include: cflts, cfltu, csflt, cuflt, dfa, dfm, dfma, dfms, dfnma, dfnms, dfs, fa, fceq, fcgt, fcmeq, fcmgt, fesd, fi, fm, fma, fms, fnms, frds, frest, frsqest, and fscrwr.

Table 2-79: Move from Floating-Point Status and Control Register

Return/Argument Types	Specific Intrinsics	Assembly Mapping	
d	opeoine manaica		
vector unsigned int	d = si_fscrrd()	FSCRRD d	

spu_mfspr: Move from Special Purpose Register

d = spu_mfspr(register)

The Specal Purpose Register specified by enumeration constant *register* is read, and the contents are returned in *d*.

Table 2-80: Move from Special Purpose Register

Return/Argument Types		Specific Intrinsics	Assembly Mapping
d	register	Opecine intrinsics	Assembly Mapping
unsigned int	enumeration	<pre>d = si_to_uint(si_mfspr(register))</pre>	MFSPR d, register



spu_mtfpscr: Move to Floating-Point Status and Control Register

(void) spu_mtfpscr(a)

The argument a is written to the floating-point status and control register (FPSCR).

Programming Note: This intrinsic is considered volatile with respect to the floating-point instructions, and it will not be reordered with respect to these instructions.

Table 2-81: Move to Floating-Point Status and Control Register

Return/Argument Types	Specific Intrinsics	Assembly Mapping	
а	Opecine manisies		
vector unsigned int	si_fscrwr(a)	FSCRWR rt ¹ , a	

¹ The false target parameter *rt* is optimally chosen depending on register usage of neighboring instructions.

spu_mtspr: Move to Special Purpose Register

(void) spu_mtspr(register, a)

The argument *a* is written to the Special Purpose Register specified by the enumeration constant register.

Table 2-82: Move to Special Purpose Register

Return/Argument Types		Specific Intrinsics	Assembly Mapping
register	а		Assembly Mapping
enumeration	unsigned int	<pre>si_mtspr(register, si_from_uint(a))</pre>	MTSPR register, a

spu_dsync: Synchronize Data

(void) spu_dsync()

All earlier store instructions are forced to complete before proceeding. This function ensures that all stores to local storage are visible to the MFC or PPU.

Programming Note: This intrinsic is considered volatile with respect to the store and MFC write instructions, and it will not be reordered with respect to these instructions. The store and MFC instructions include: stga, stgd, stgr, stgx, and wrch.

Table 2-83: Synchronize Data

Specific Intrinsics	Assembly Mapping
si_dsync()	DSYNC

spu_stop: Stop and Signal

(void) spu_stop(type)

Execution of the SPU program is stopped. The address of the stop instruction is placed into the least significant bits of the SPU NPC register. The signal $t_{YP}e$ is written to the SPU status register, and the PPU is interrupted.

Programming Note: This intrinsic is considered volatile with respect to all instructions, and it will not be reordered with any other instructions.

Table 2-84: Stop and Signal

Specific Intrinsics	type	Assembly Mapping
si_stop(type)	unsigned int (14-bit literal)	STOP type



spu_sync: Synchronize

```
(void) spu_sync()
(void) spu_sync_c()
```

The processor waits until all pending store instructions have been completed before fetching the next sequential instruction. The spu_sync_c form of the intrinsic also performs channel synchronization prior to the instruction synchronization. This operation must be used following a store instruction that modifies the instruction stream.

Programming Note: These synchronization intrinsics are considered volatile with respect to all instructions, and they will not be reordered with any other instructions.

Table 2-85: Synchronize

Generic Intrinsic Form	Specific Intrinsics	Assembly Mapping
spu_sync	si_sync()	SYNC
spu_sync_c	si_syncc()	SYNCC

2.12. Channel Control Intrinsics

The channel control intrinsics each take a *channe1* number as an input. Channel numbers are literal unsigned integer values in the range from 0 to 127. Table 2-86 and Table 2-87 show the respective SPU and MFC channel numbers and their associated mnemonics. For additional details on the channels, see the *Cell Broadband Engine*[™] *Architecture*.

Programming Note: The channel intrinsics must never be reordered with respect to other channel commands or volatile local-storage memory accesses.

Channel Number	Mnemonic	Description
0	SPU_RdEventStat	Read event status with mask applied.
1	SPU_WrEventMask	Write event mask.
2	SPU_WrEventAck	Write End of event processing.
3	SPU_RdSigNotify1	Signal notification 1.
4	SPU_RdSigNotify2	Signal notification 2.
7	SPU_WrDec	Write decrementer count.
8	SPU_RdDec	Read decrementer count.
11	SPU_RdEventMask	Read event status mask.
13	SPU_RdMachStat	Read SPU run status.
14	SPU_WrSRR0	Write SPU machine state save/restore register 0 (SRR0).
15	SPU_RdSRR0	Read SPU machine state save/restore register 0 (SRR0).
28	SPU_WrOutMbox	Write outbound mailbox contents.
29	SPU_RdInMbox	Read inbound mailbox contents.
30	SPU_WrOutIntrMbox	Write outbound interrupt mailbox contents (interrupting PPU).

Table 2-86: SPU Channel Numbers¹

¹ Channel enumerants are defined in spu_intrinsics.h.

Table 2-87: MFC Channel Numbers¹

Channel Number	Mnemonic	Description
9	MFC_WrMSSyncReq	Write multisource synchronization request.
12	MFC_RdTagMask	Read tag mask.
16	MFC_LSA	Write local memory address command parameter.



Channel Number	Mnemonic	Description
17	MFC_EAH	Write high order DMA effective address command parameter.
18	MFC_EAL	Write low order DMA effective address command parameter.
19	MFC_Size	Write DMA transfer size command parameter.
20	MFC_TagID	Write tag identifier command parameter.
21	MFC_Cmd	Write and enqueue DMA command with associated class ID.
22	MFC_WrTagMask	Write tag mask.
23	MFC_WrTagUpdate	Write request for conditional/unconditional tag status update.
24	MFC_RdTagStat	Read tag status with mask applied.
25	MFC_RdListStallStat	Read DMA list stall-and-notify status.
26	MFC_WrListStallAck	Write DMA list stall-and-notify acknowledge.
27	MFC_RdAtomicStat	Read completion status of last completed immediate MFC atomic update command.

¹ The MFC channels are only valid for SPUs within a CBEA-compliant system. MFC channel enumerants are defined in spu_intrinsics.h.

spu_readch: Read Word Channel

d = spu_readch(channel)

The word channel that is specified by *channel* is read, and the contents are placed in *d*. If the channel does not exist, a value of zero is returned.

Table 2-88: Read Word Channel

Return/Argument Types		Specific Intrinsics	Assembly
d	channel		Mapping
unsigned int	enumeration	<pre>d = si_to_uint(si_rdch(channel))</pre>	RDCH d, channel

spu_readchqw: Read Quadword Channel

d = spu_readchqw(channel)

The quadword channel that is specified by *channel* is read, and the contents are placed in vector *d*. If the channel does not exist, a value of zero is returned.

Table 2-89: Read Quadword Channel

Return/Argument Types		71	Specific Intrinsics	Assembly	
	d	channel	•	Mapping	
	vector unsigned int	enumeratio n	d = si_rdch(channel)	RDCH d, channel	

spu_readchcnt: Read Channel Count

d = spu_readchcnt(channel)

A Read Count operation is performed on thes channel that is specified by *channe1*, and the count is placed in *d*. If the channel does not exist, a value of zero is returned in *d*.

52 SPU Low-Level Specific and Generic Intrinsics



Table 2-90: Read Channel Count

Return/Argument Types		Specific Intrinsics	Assembly Mapping	
d	channel	Opecilie intrinsics	Assembly Mapping	
unsigned int	enumeration	d = si_rchcnt(channel)	RCHCNT d, channel	

spu_writech: Write Word Channel

(void) spu_writech(channel, a)

The contents of scalar a are written to the channel that is specified by the enumeration constant channel.

Table 2-91: Write Word Channel

Return/Argument Types channel a		Specific Intrinsics	Assembly Mapping	
enumeration	int	si_wrch(<i>channe1</i> , si_from_int(a))		
enumeration	unsigned int	<pre>si_wrch(channel, si_from_uint(a))</pre>	WRCH channel, a	

spu_writechqw: Write Quadword Channel

(void) spu_writechqw(channel, a)

The contents of vector a are written to the channel that is specified by the enumeration constant channel.

Table 2-92: Write Quadword Channel

Retur	n/Argument Types	Specific Intrinsics	Assembly Mapping
channel	а	Opecine manales	Assembly Mapping
	vector unsigned char		
	vector signed char		
	vector unsigned short		
	vector signed short		WRCH channel, a
	vector unsigned int	si_wrch(<i>channe</i> 1,	
enumeration	vector signed int	a)	
	vector unsigned long long		
	vector signed long long	-	
	vector float		
	vector double	-	

2.13. Scalar Intrinsics

All of the previous intrinsic functions perform operations only on vector data types. This section describes special utility intrinsics that allow programmers to efficiently coerce scalars to vectors, or vectors to scalars. With the aid of these intrinsics, programmers can use intrinsic functions to perform operations between vectors and scalars without having to revert to assembly language. This is especially important when there is a need is to perform an operation that cannot be conveniently expressed in C, such as shuffling bytes.

spu_extract: Extract Vector Element from Vector

d = spu_extract(a, element)

The element that is specified by *element* is extracted from vector *a* and returned in *d*. Depending on the size of the element, only a limited number of the least significant bits of the *element* index are used. For 1-, 2-, 4-, and 8-byte elements, only 4, 3, 2, and 1 of the least significant bits of the element index are used, respectively.



Return/Argument Types			Specific Intrinsics	Assembly Mapping ¹
d	а	element		Assembly Mapping
unsigned char	vector unsigned char		N/A	ROTQBY d, a, element ROTMI d, d, -24
signed char	vector signed char		N/A	ROTQBY d, a, element ROTMAI d, d, -24
unsigned short	vector unsigned short		N/A	SHLI t, element, 1 ROTQBY d, a, t ROTMI d, d, -16
signed short	vector signed short		N/A	SHLI t, element, 1 ROTQBY d, a, t ROTMAI d, d, -16
unsigned int	vector unsigned int	int (non-literal)	N/A	SHLI t, element, 2 ROTQBY d, a, t
signed int	vector signed int		N/A	SHLI t, element, 2 ROTQBY d, a, t
unsigned long long	vector unsigned long long		N/A	SHLI t, element, 3 ROTQBY d, a, t
signed long long	vector signed long long		N/A	SHLI t, element, 3 ROTQBY d, a, t
float	vector float		N/A	SHLI t, element, 2 ROTQBY d, a, t
double	vector double		N/A	SHLI t, element, 3 ROTQBY d, a, t
unsigned char	vector unsigned char		N/A	ROTQBYI d, a,
signed char	vector signed char		N/A	element-3
unsigned short	vector unsigned short		N/A	ROTQBYI d, a,
signed short	vector signed short		N/A	2*(element-1)
unsigned int	vector unsigned int		N/A	ROTQBYI d, a,
signed int	vector signed int	int (literal)	N/A	4*element
unsigned long long	vector unsigned long long		N/A	ROTQBYI d, a,
signed long long	vector signed long long		N/A	8*element
float	vector float		N/A	ROTQBYI d, a, 4*element
double	vector double		N/A	ROTQBYI d, a, 8*element

¹ If the specified element is a known value (literal) and specifies the preferred (scalar) element, no instructions are produced. For 1 byte elements, the scalar element is 3. For 2 byte elements, the scalar element is 1. For 4 and 8 byte elements, the scalar element is 0. Sign extension may still be performed if a subsequent operation requires the resulting scalar to be cast to a larger data type. This sign extension may be deferred until the subsequent operation.



spu_insert: Insert Scalar into Specified Vector Element

d = spu_insert(a, b, element)

Scalar *a* is inserted into the element of vector *b* that is specified by the *element* parameter, and the modified vector is returned. All other elements of *b* are unmodified. Depending on the size of the element, only a limited number of the least significant bits of the *element* index are used. For 1-, 2-, 4-, and 8-byte elements, only 4, 3, 2, and 1 of the least significant bits of the *element* index are used, respectively.

Return/Argument Types			Specific	Assembly Mapping	
d	а	b	element	Intrinsics	
vector unsigned char	unsigned char	vector unsigned char	-	N/A	CBD t, 0(element) SHUFB d, a, b, t SHLI t, element, 1
vector signed char	signed char	vector signed char		N/A	
vector unsigned short	unsigned short	vector unsigned short		N/A	
vector signed short	signed short	vector signed short	-	N/A	CHD t, 0(t) SHUFB d, a, b, t
vector unsigned int	unsigned int	vector unsigned int	int	N/A	SHLI t, element,
vector signed int	signed int	vector signed int	(non-literal)	N/A	2 CWD t, 0(t)
vector float	float	vector float	-	N/A	SHUFB d, a, b, t
vector unsigned long long	unsigned long long	vector unsigned long long		N/A	SHLI t, element, 3 CDD t, 0(t) SHUFB d, a, b, t
vector signed long long	signed long long	vector signed long long		N/A	
vector double	double	vector double		N/A	
vector unsigned char	unsigned char	vector unsigned char		N/A	LQD pat, CONST_AREA SHUFB d, a, b, pat LQD pat, CONST_AREA
vector signed char	signed char	vector signed char		N/A	
vector unsigned short	unsigned short	vector unsigned short		N/A	
vector signed short	signed short	vector signed short		N/A	SHUFB d, a, b, pat
vector unsigned int	unsigned int	vector unsigned int	int (literel)	N/A	LQD pat,
vector signed int	signed int	vector signed int	(literal)	N/A	CONST_AREA SHUFB d, a, b, pat
vector float	float	vector float		N/A	
vector unsigned long long	unsigned long long	vector unsigned long long		N/A	LQD pat,
vector signed long long	signed long long	vector signed long long		N/A	CONST_AREA SHUFB d, a, b,
vector double	double	vector double		N/A	pat

¹ If the specified element is a known value (literal), a shuffle pattern can be loaded from the constant area. The contents of the pattern depend on the size of the element and the element being replaced.



spu_promote: Promote Scalar to a Vector

d = spu_promote(a, element)

Scalar *a* is promoted to a vector containing *a* in the element that is specified by the *element* parameter, and the vector is returned in *d*. All other elements of the vector are undefined. Depending on the size of the element/scalar, only a limited number of the least significant bits of the *element* index are used. For 1-, 2-, 4-, and 8-byte elements, only 4, 3, 2, and 1 of the least significant bits of the *element* index are used, respectively.

Table 2-95: Promote Scalar to Vect

Return/Argument Types			Specific Intrinsics	Assembly Mapping ¹
d	а	element	Specific intrinsics	
vector unsigned char	unsigned char		N/A	SFI t, element, 3
vector signed char	signed char		N/A	ROTQBY d, a, t
vector unsigned short	unsigned short		N/A	SFI t, element, 1
vector signed short	signed short		N/A	SHLI t, t, 1 ROTQBY d, a, t
vector unsigned int	unsigned int	int	N/A	SFI t, element, 0
vector signed int	signed int	(non-literal)	N/A	SHLI t, t, 2
vector float	float		N/A	ROTQBY d, a, t
vector unsigned long long	unsigned long long		N/A	
vector signed long long	signed long long		N/A	SHLI t, element, 3 ROTQBY d, a, t
vector double	double		N/A	
vector unsigned char	unsigned char		N/A	ROTQBYI d, a,
vector signed char	signed char		N/A	(3-element)
vector unsigned short	unsigned short		N/A	ROTQBYI d, a, 2*
vector signed short	signed short		N/A	(1-element)
vector unsigned int	unsigned int	int	N/A	
vector signed int	signed int	(literal)	N/A	ROTQBYI d, a, - 4*element
vector float	float		N/A	- Gement
vector unsigned long long	unsigned long long		N/A	5 6 7 6 5 1 1
vector signed long long	signed long long		N/A	ROTQBYI d, a, - 8*element
vector double	double		N/A	o diement

¹ If the specified element is of known value (literal) and specifies the preferred (scalar) element, no instructions are produced. For 1 byte elements, the scalar element is 3. For 2 byte elements, the scalar element is 1. For 4 and 8 byte elements, the scalar element is 0.



3. Composite Intrinsics

This chapter describes several composite intrinsics that have practical use for a wide variety of SPU programs. Composite intrinsics are those intrinsics that can be constructed from a series of low-level intrinsics. In this context, "low-level" means generic or specific. Because of the complexity of these operations, frequency of use, and scheduling constraints, the particular services are provided as intrinsics.

Composite intrinsics are DMA intrinsics. The DMA intrinsics rely heavily on the channel control intrinsics.

spu_mfcdma32: Initiate DMA to/from 32-bit Effective Address

spu_mfcdma32(ls, ea, size, tagid, cmd)

A DMA transfer of *size* bytes is initiated from local to system memory or from system memory to local storage. The effective address that is specified by *ea* is a 32-bit virtual memory address. The local-storage address is specified by the *ls* parameter. The DMA request is issued using the specified *tagid*. The type and direction of DMA, bandwidth reservation, and class ID are encoded in the *cmd* parameter. For additional details about the commands and restrictions on the size of supported DMA operations, see the *Cell Broadband Engine*TM *Architecture*.

Table 3-96: Initiate DMA to/from 32-Bit Effective Address

Return/Argument Types				Assembly Mapping	
ls	ea	size	tagid	cmd	Assembly Mapping
volatile void *	unsigned int	unsigned int	unsigned int	unsigned int	<pre>spu_writech(MFC_LSA, 1s) spu_writech(MFC_EAL, ea) spu_writech(MFC_Size, size) spu_writech(MFC_TagID, tagid) spu_writech(MFC_Cmd, cmd)</pre>

spu_mfcdma64: Initiate DMA to/from 64-bit Effective Address

spu_mfcdma64(ls, eahi, ealow, size, tagid, cmd)

A DMA transfer of *size* bytes is initiated from local to system memory or from system memory to local storage. The effective address that is specified by the concatenation of *eahi* and *ealow* is a 64-bit virtual memory address. The local-storage address is specified by the *ls* parameter. The DMA request is issued using the specified *tagid*. The type and direction of DMA, bandwidth reservation, and class ID are encoded in the *cmd* parameter. For additional details about the commands and restrictions on the size of supported DMA operations, see the *Cell Broadband Engine*TM *Architecture*.

Table 3-97: Initiate DMA to/from 64-Bit Effective Address

	Return/Argument Types					Assembly Mapping
ls	eahi	ealow	sh	tagid	cmd	Assembly Mapping
volatile void *	unsigned int	unsigned int	unsigned int	unsigned int	unsigned int	<pre>spu_writech(MFC_LSA, 1s) spu_writech(MFC_EAH, eahi) spu_writech(MFC_EAL, ealow) spu_writech(MFC_Size, size) spu_writech(MFC_TagID, tagid) spu_writech(MFC_Cmd, cmd)</pre>



spu_mfcstat: Read MFC Tag Status

d = spu_mfcstat(type)

The current MFC tag status is read and logically ANDed with the current tag mask, and the result is returned in *d*. The type of read to be performed is specified by the t_{YPe} parameter. If the t_{YPe} is 0, the function reads and immediately returns the current MFC tag status. If the t_{YPe} is 1, the function reads and blocks for any outstanding MFC tags to complete, and if the t_{YPe} is 2, the function reads and blocks for all outstanding MFC tags to complete.

Table 3-98: Read MFC Tag Status

Return/Argu	iment Types	Assembly Mapping
d type		Assembly Mapping
unsigned int	unsigned int	<pre>spu_writech(MFC_WrTagUpdate, type) d = spu_readch(MFC_RdTagStat)</pre>



4. Programming Support for MFC Input and Output

Several MFC utility functions are described in this chapter. These functions may be provided as a programming convenience; none of them is required. The functions that are described can be implemented either as macro definitions or as built-in functions within the compiler. To access these functions, programmers must include the header file spu_mfcio.h.

For each function listed in the sections below, the function usage is shown, followed by a brief description and the function implementation.

4.1. Structures

A principal data structure is the MFC List DMA. The elements in this list are described below.

mfc_list_element: DMA List Element for MFC List DMA

```
typedef struct mfc_list_element {
    uint64_t notify : 1;
    uint64_t reserved : 16;
    uint64_t size : 15;
    uint64_t eal : 32;
} mfc_list_element_t;
```

The mfc_list_element is an element in the array MFC List DMA. The structure is comprised of several bit-fields: notify is the stall-and-notify bit, reserved is set to zero. size is the list element transfer size, and eal is the low word of the 64-bit effective address.

4.2. Effective Address Utilities

A frequent requirement for MFC programming is to manipulate effective addresses. This section describes several functions for performing the most common operations.

mfc_ea2h: Extract Higher 32 Bits from Effective Address

```
(uint32_t) mfc_ea2h(uint64_t ea)
```

The higher 32 bits are extracted from the 64-bit effective address ea.

Implementation

(uint32_t)((uint64_t)(ea)>>32)

mfc_ea2I: Extract Lower 32 Bits from Effective Address

```
(uint32_t) mfc_ea2l(uint64_t ea)
```

The lower 32 bits are extracted from the 64-bit effective address ea.

Implementation

(uint32_t)(ea)



mfc_hl2ea: Concatenate Higher 32 Bits and Lower 32 Bits

(uint64_t) mfc_hl2ea(uint32_t high, uint32_t low)

The higher 32 bits of a 64-bit address high and the lower 32 bits low are concatenated.

Implementation

mfc_ceil128: Round Up Value to Next Multiple of 128

```
(uint32_t) mfc_ceill28(uint32_t value)
(uint64_t) mfc_ceill28(uint64_t value)
(uintptr_t) mfc_ceill28(uintptr_t value)
```

The argument *value* is rounded to the next higher multiple of 128.

Implementation

(value + 127) & ~127

Example

```
volatile char buf[256];
volatile void *ptr = (volatile void*)mfc_ceil128((uintptr_t)buf);
```

4.3. MFC DMA Commands

This section describes functions that implement the various MFC DMA commands. See the *Cell Broadband* $Engine^{TM}$ Architecture for a description of the DMA commands, including restrictions on the size of the supported operations.

MFC DMA command mnemonics are listed in Table 4-99.

Mnemonic	Opcode	Command
MFC_PUT_CMD	0x0020	put
MFC_PUTB_CMD	0x0021	putb
MFC_PUTF_CMD	0x0022	putf
MFC_GET_CMD	0x0040	get
MFC_GETB_CMD	0x0041	getb
MFC_GETF_CMD	0x0042	getf

Table 4-99: MFC DMA Command Mnemonics¹

¹ MFC command enumerants are defined in spu_mfcio.h.

mfc_put: Move Data from Local Storage to Effective Address

Data is moved from local storage to system memory. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: *ls* is the local-storage address, *ea* is the effective address in system memory, *size* is the DMA transfer size, *tag* is the DMA tag, *tid* is the transfer class identifier, and *rid* is the replacement class identifier.

Implementation



mfc_putb: Move Data from Local Storage to Effective Address with Barrier

Data is moved from local storage to system memory. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: 1s is the local-storage address, ea is the effective address in system memory, size is the DMA transfer size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. This command and all subsequent commands with the same tag ID as this command are locally ordered with respect to all previously issued commands within the same tag group and command queue.

Implementation

mfc_putf: Move Data from Local Storage to Effective Address with Fence

Data is moved from local storage to system memory. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: 1s is the local-storage address, ea is the effective address in system memory, size is the DMA transfer size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. This command is locally ordered with respect to all previously issued commands within the same tag group and command queue.

Implementation

mfc_get: Move Data from Effective Address to Local Storage

Data is moved from system memory to local storage. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: *ls* is the local-storage address, *ea* is the effective address in system memory, *size* is the DMA transfer size, *tag* is the DMA tag, *tid* is the transfer class identifier, and *rid* is the replacement class identifier.

Implementation

mfc_getf: Move Data from Effective Address to Local Storage with Fence

Data is moved from system memory to local storage. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: 1s is the local-storage address, ea is the effective address in system memory, size is the DMA transfer size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. This command is locally ordered with respect to all previously issued commands within the same tag group and command queue.

Implementation

61



mfc_getb: Move Data from Effective Address to Local Storage with Barrier

Data is moved from system memory to local storage. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: *ls* is the local-storage address, *ea* is the effective address in system memory, *size* is the DMA transfer size, *tag* is the DMA tag, *tid* is the transfer class identifier, and *rid* is the replacement class identifier. This command and all subsequent commands with the same tag ID as this command are locally ordered with respect to all previously issued commands within the same tag group and command queue.

Implementation

4.4. MFC List DMA Commands

This section describes utility functions that can be used to manage the MFC List DMA. See the *Cell Broadband* $Engine^{TM}$ Architecture for a description of the DMA commands, including restrictions on the size of the supported operations.

MFC List DMA command mnemonics are listed in Table 4-100.

Mnemonic	Opcode	Command
MFC_PUTL_CMD	0x0024	putl
MFC_PUTLB_CMD	0x0025	putlb
MFC_PUTLF_CMD	0x0026	putlf
MFC_GETL_CMD	0x0044	getl
MFC_GETLB_CMD	0x0045	getlb
MFC_GETLF_CMD	0x0046	getlf

¹ MFC command enumerants are defined in spu_mfcio.h.

mfc_putl: Move Data from Local Storage to Effective Address Using MFC List

Data is moved from local storage to system memory using the MFC list. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: *ls* is the local-storage address, *ea* is the effective address in system memory, *list* is the DMA list address, *list_size* is the DMA list size, *tag* is the DMA tag, *tid* is the transfer class identifier, and *rid* is the replacement class identifier.

Implementation

mfc_putIb: Move Data from Local Storage to Effective Address Using MFC List with Barrier

Data is moved from local storage to system memory using the MFC list. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: 1s is the local-storage address, ea is the effective address in system memory, 1ist is the DMA list address, 1ist_size is the DMA list size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. This command and all subsequent commands



with the same tag ID as this command are locally ordered with respect to all previously issued commands within the same tag group and command queue.

Implementation

mfc_putlf: Move Data from Local Storage to Effective Address Using MFC List with Fence

Data is moved from local storage to system memory using the MFC list. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: 1s is the local-storage address, *ea* is the effective address in system memory, *list* is the DMA list address, *list_size* is the DMA list size, *tag* is the DMA tag, *tid* is the transfer class identifier, and *rid* is the replacement class identifier. This command is locally ordered with respect to all previously issued commands within the same tag group and command queue.

Implementation

```
spu_mfcdma64(ls, mfc_ea2h(ea),(unsigned int)(list), list_size, tag,
                           ((tid<<24)|(rid<<16)|MFC_PUTLF_CMD))</pre>
```

mfc_getl: Move Data from Effective Address to Local Storage Using MFC List

Data is moved from system memory to local storage using the MFC list. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: *ls* is the local-storage address, *ea* is the effective address in system memory, *list* is the DMA list address, *list_size* is the DMA list size, *tag* is the DMA tag, *tid* is the transfer class identifier, and *rid* is the replacement class identifier.

Implementation

mfc_getlb: Move Data from Effective Address to Local Storage Using MFC List with Barrier

Data is moved from system memory to local storage using the MFC list. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: 1s is the local-storage address, ea is the effective address in system memory, 1ist is the DMA list address, 1ist_size is the DMA list size, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. This command and all subsequent commands with the same tag ID as this command are locally ordered with respect to all previously issued commands within the same tag group and command queue.

Implementation

```
spu_mfcdma64(ls,mfc_ea2h(ea),(unsigned int)(list), list_size, tag,
                           ((tid<<24)|(rid<<16)|MFC_GETLB_CMD))</pre>
```

mfc_getIf: Move Data from Effective Address to Local Storage Using MFC List with Fence

Data is moved from system memory to local storage using the MFC list. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: 1s is the local-storage address, ea is the effective address in system memory, 1ist is the DMA list address, 1ist_size is the DMA list size, tag is the DMA tag, tid is the



transfer class identifier, and *rid* is the replacement class identifier. This command is locally ordered with respect to all previously issued commands within the same tag group and command queue.

Implementation

4.5. MFC Atomic Update Commands

This section describes utility functions that can be used to manage the MFC Atomic DMA. See the *Cell Broadband* $Engine^{TM}$ Architecture for a description of the DMA commands, including restrictions on the size of the supported operations.

MFC Atomic DMA command mnemonics are listed in Table 4-101.

Table 4-101: MFC Atomic Update Command Mnemonics¹

Mnemonic	Opcode	Command
MFC_GETLLAR_CMD	0x00D0	getllar
MFC_PUTLLC_CMD	0x00B4	putllc
MFC_PUTLLUC_CMD	0x00B0	putlluc
MFC_PUTQLLUC_CMD	0x00B8	putqlluc

¹ MFC command enumerants are defined in spu_mfcio.h.

mfc_getllar: Get Lock Line and Create Reservation

(void) mfc_getllar(volatile void *ls, uint64_t ea, uint32_t tid, uint32_t rid)

The lock line is obtained and a reservation is created. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: 1s is the 128-byte-aligned local-storage address, ea is the effective address in system memory, tid is the transfer class identifier, and rid is the replacement class identifier.

The $mfc_getllar$ command does not have a tag ID. The command is immediately executed by the MFC. The transfer size is fixed at 128 bytes. An $mfc_read_atomic_status()$ must follow this function to verify completion of the command.

Implementation

mfc_putllc: Put Lock Line if Reservation for Effective Address Exists

(void) mfc_putllc(volatile void *ls, uint64_t ea, uint32_t tid, uint32_t rid)

The lock line is put if a reservation for effective address exists. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: *ls* is the 128-byte-aligned local-storage address, *ea* is the effective address in system memory, *tid* is the transfer class identifier, and *rid* is the replacement class identifier.

The mfc_putllc command does not have a tag ID and is immediately executed by MFC. Transfer size is fixed at 128 bytes. An mfc_read_atomic_status() must follow this command to verify completion of the command.

Implementation



mfc_putlluc: Put Lock Line Unconditional

(void) mfc_putlluc(volatile void *ls, uint64_t ea, uint32_t tid, uint32_t rid)

The lock line is put regardless of the existence of a previously made reservation. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: *ls* is the 128-byte-aligned local-storage address, *ea* is the effective address in system memory, *tid* is the transfer class identifier, and *rid* is the replacement class identifier.

This command does not have a tag ID and is immediately executed by MFC. The transfer size is fixed at 128 bytes. The mfc_read_atomic_status() must follow this function to verify completion of the command.

Implementation

mfc_putqlluc: Put Queued Lock Line Unconditional

The lock line is put in the queue regardless of the existence of a previously made reservation. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: *ls* is the 128-byte-aligned local-storage address, *ea* is the effective address in system memory, *tid* is the transfer class identifier, and *rid* is the replacement class identifier.

Transfer size is fixed at 128 bytes. This command is functionally equivalent to the $mfc_putlluc$ command. The difference between the two commands is the order in which the commands are executed and the way that completion is determined. $mfc_putlluc$ is performed immediately; in contrast, $mfc_putqlluc$ is placed into the MFC command queue, along with other MFC commands. Because this command is queued, it is executed independently of any pending immediate $mfc_getllar$, mfc_putllc , or $mfc_putlluc$ commands. To determine if this command has been performed, a program must wait for a tag-group completion.

Implementation

4.6. MFC Synchronization Commands

This section describes functions that implement the MFC synchronization commands, including signal notification and storage ordering. See the *Cell Broadband Engine*[™] *Architecture for* a description of the DMA commands, including restrictions on the size of the supported operations.

MFC synchronization command mnemonics are listed in Table 4-102.

Mnemonic	Opcode	Command
MFC_SNDSIG_CMD	0x00A0	sndsig
MFC_SNDSIGB_CMD	0x00A1	sndsigb
MFC_SNDSIGF_CMD	0x00A2	sndsigf
MFC_BARRIER_CMD	0x00C0	barrier
MFC_EIEIO_CMD	0x00C8	mfceieio
MFC_SYNC_CMD	0x00CC	mfcsync

Table 4-102: MFC Synchronization Command Mnemonics¹

¹ MFC command enumerants are defined in spu_mfcio.h.

66 Programming Support for MFC Input and Output



mfc_sndsig: Send Signal

An mfc_sndsig command is enqueued into the DMA queue, or is stalled when the DMA queue is full. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: *ls* is the local-storage address, *ea* is the effective address in system memory, *tag* is the DMA tag, *tid* is the transfer class identifier, and *rid* is the replacement class identifier. Transfer size is fixed at 4 bytes.

Implementation

mfc_sndsigb: Send Signal with Barrier

An mfc_sndsigb command is enqueued into the DMA queue, or is stalled when the DMA queue is full. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: 1s is the local-storage address, ea is the effective address in system memory, tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Transfer size is fixed at 4 bytes. This command and all subsequent commands with the same tag ID as this command are locally ordered with respect to all previously issued commands within the same tag group and command queue.

Implementation

mfc_sndsigf: Send Signal with Fence

An mfc_sndsigf command is enqueued into the DMA queue, or is stalled when the DMA queue is full. The arguments to this function correspond to the arguments of the spu_mfcdma64 command: *ls* is the local-storage address, *ea* is the effective address in system memory, *tag* is the DMA tag, *tid* is the transfer class identifier, and *rid* is the replacement class identifier. Transfer size is fixed at 4 bytes. This command is locally ordered with respect to all previously issued commands within the same tag group and command queue.

Implementation

mfc_barrier: Enqueue mfc_barrier Command into DMA Queue or Stall When Queue is Full

(void) mfc_barrier(uint32_t tag)

An mfc_barrier command is enqueued into the DMA queue, or the command is stalled when the DMA queue is full. tag is the DMA tag. An mfc_barrier command guarantees that MFC commands preceding the barrier will be executed before the execution of MFC commands following it, regardless of the tag of preceding or subsequent MFC commands.

Implementation

spu_mfcdma32(0, 0, 0, tag, MFC_BARRIER_CMD)



mfc_eieio: Enqueue mfc_eieio Command into DMA Queue or Stall When Queue is Full

(void) mfc_eieio (uint32_t tag, uint32_t tid, uint32_t rid)

An mfc_eieio command is enqueued into the DMA queue, or the command is stalled when the DMA queue is full. tag is the DMA tag, tid is the transfer class identifier, and rid is the replacement class identifier. Do not use this command to maintain the order of commands immediately inside a single SPE. The mfc_eieio command is designed to use inter-processor/device synchronization. This command creates a large load on the memory system.

Implementation

spu_mfcdma32(0, 0, 0, tag, ((tid<<24) | (rid<<16) | MFC_EIEIO_CMD))</pre>

mfc_sync: Enqueue mfc_sync Command into DMA Queue or Stall When Queue is Full

```
(void) mfc_sync (uint32_t tag)
```

An mfc_sync command is enqueued into the DMA queue, where tag is the DMA tag, or the command is stalled when the DMA queue is full. This function must not be used to maintain the order of commands immediately inside a single SPE. The mfc_sync command is designed to use inter-processor/device synchronization. This command creates a large load on the memory system.

Implementation

spu_mfcdma32(0, 0, 0, tag, MFC_SYNC_CMD)

4.7. MFC DMA Status

This section describes functions that can be used to check the completion of MFC commands or the status of entries in the MFC DMA queue.

mfc_stat_cmd_queue: Check the Number of Available Entries in the MFC DMA Queue

(uint32_t) mfc_stat_cmd_queue(void)

The number of available entries in the MFC DMA queue is checked. This information can be used to avoid stalling the execution of an SPU program if a DMA command is issued to a full queue. A full queue is 16 entries.

Implementation

spu_readchcnt(MFC_Cmd)

mfc_write_tag_mask: Set Tag Mask to Select MFC Tag Groups to be Included in Query Operation

(void) mfc_write_tag_mask (uint32_t mask)

A tag mask is set to select the MFC tag groups to be included in the query operation, where *mask* is the DMA taggroup query mask. Each bit of *mask* indicates each tag group; tag 0 is mapped to LSB.

Implementation

spu_writech(MFC_WrTagMask, mask)

mfc_read_tag_mask: Read Tag Mask Indicating MFC Tag Groups to be Included in Query Operation

(uint32_t) mfc_read_tag_mask(void)

The tag mask is read to identify MFC tag groups to be included in the query operation. Each bit of the mask indicates each tag group; tag 0 is mapped to LSB. The result represents a DMA tag-group query mask.

Implementation

spu_readch(MFC_RdTagMask)



mfc_write_tag_update: Request that Tag Status be Updated

(void) mfc_write_tag_update(uint32_t ts)

A request is sent to the MFC to update tag status, where ts specifies a tag-status update condition shown in Table 4-103.

This function must precede a tag-status read with the $mfc_read_tag_status()$ function. A tag-status update request should be performed after setting the tag-group mask with the $mfc_write_tag_mask()$ function.

Table 4-103: MFC Write Tag Update Conditions¹

Number	Mnemonic	Description
0	MFC_TAG_UPDATE_IMMEDIATE	Update immediately, unconditionally.
1	MFC_TAG_UPDATE_ANY	Update tag status if or when any enabled tag group has "no outstanding operation" status.
2	MFC_TAG_UPDATE_ALL	Update tag status if or when all enabled tag groups have "no outstanding operation" status.

¹ Condition enumerants are defined in spu_mfcio.h.

Implementation

spu_writech(MFC_WrTagUpdate, ts)

mfc_write_tag_update_immediate: Request that Tag Status be Immediately Updated

(void) mfc_write_tag_update_immediate(void)

A request is sent to immediately update tag status.

Implementation

spu_writech(MFC_WrTagUpdate, MFC_TAG_UPDATE_IMMEDIATE)

mfc_write_tag_update_any: Request that Tag Status be Updated for any Enabled Completion with No Outstanding Operation

(void) mfc_write_tag_update_any(void)

A request is sent to update tag status when any enabled MFC tag-group completion has a "no operation outstanding" status.

Implementation

spu_writech(MFC_WrTagUpdate, MFC_TAG_UPDATE_ANY)

mfc_write_tag_update_all: Request That Tag Status be Updated When all Enabled Tag Groups Have No Outstanding Operation

(void) mfc_write_tag_update_all(void)

A request is sent to update tag status when all enabled MFC tag groups have a "no operation outstanding" status.

Implementation

spu_writech(MFC_WrTagUpdate, MFC_TAG_UPDATE_ALL)

mfc_stat_tag_update: Check Availability of Tag Update Request Status Channel

(uint32_t) mfc_stat_tag_update(void)

The availability of the Tag Update Request Status channel is checked. The result has one of the following values:

- 0: The Tag Update Request Status channel is not yet available.
- 1: The Tag Update Request Status channel is available.



Implementation

spu_readchcnt(MFC_WrTagUpdate)

mfc_read_tag_status: Wait for an Updated Tag Status

(uint32_t) mfc_read_tag_status(void)

The status of the tag groups is requested. Unless the tag update is set to MFC_TAG_UPDATE_IMMEDIATE, this call could be blocked. Each bit of a returned value indicates the status of each tag group; tag 0 is mapped to LSB. If set, the tag group has no outstanding operation (that is, commands completed) and is not masked by the query.

Only the status of the enabled tag groups at the time of the tag-group status update are valid. The bit positions that correspond to the tag groups that are disabled at the time of the tag-group status update are set to 0.

Implementation

spu_readch(MFC_RdTagStat)

mfc_read_tag_status_immediate: Wait for the Updated Status of Any Enabled Tag Group

(uint32_t) mfc_read_tag_status_immediate(void)

A request is sent to immediately update tag status. The processor waits for the status to be updated.

Implementation

spu_mfcstat(MFC_TAG_UPDATE_IMMEDIATE)

mfc_read_tag_status_any: Wait for No Outstanding Operation of any Enabled Tag Group

(uint32_t) mfc_read_tag_status_any(void)

A request is sent to update tag status when any enabled MFC tag-group completion has a "no operation outstanding" status. The processor waits for the status to be updated.

Implementation

spu_mfcstat(MFC_TAG_UPDATE_ANY)

mfc_read_tag_status_all: Wait for No Outstanding Operation of all Enabled Tag Groups

(uint32_t)mfc_read_tag_status_all(void)

A request is sent to update tag status when all enabled MFC tag groups have a "no operation outstanding" status. The processor waits for the status to be updated.

Implementation

spu_mfcstat(MFC_TAG_UPDATE_ALL)

mfc_stat_tag_status: Check Availability of MFC_RdTagStat Channel

(uint32_t)mfc_stat_tag_status(void)

The availability of MFC_RdTagStat channel is checked, and one of the following values is returned:

- 0: The status is not yet available.
- 1: The status is available.

This function is used to avoid a channel stall caused by reading the MFC_RdTagStat channel when a status is not available.

Implementation

spu_readchcnt(MFC_RdTagStat)



mfc_read_list_stall_status: Read List DMA Stall-and-Notify Status

(uint32_t) mfc_read_list_stall_status(void)

The List DMA stall-and-notify status is read and returned, or the program is stalled until the status is available.

Implementation

spu_readch(MFC_RdListStallStat)

mfc_stat_list_stall_status: Check Availability of List DMA Stall-and-Notify Status

(uint32_t) mfc_stat_list_stall_status(void)

The availability of the List DMA stall-and-notify status is checked, and one of the following values is returned:

- 0: The status is not yet available.
- 1: The status is available.

Implementation

spu_readchcnt(MFC_RdListStallStat)

mfc_write_list_stall_ack: Acknowledge Tag Group Containing Stalled DMA List Commands

(void) mfc_write_list_stall_ack(uint32_t tag)

An acknowledgement is sent with respect to a prior stall-and-notify event. (See mfc_read_list_status and mfc_stat_list_stall_status.) The argument *tag* is the DMA tag.

Implementation

spu_writech(MFC_WrListStallAck, tag)

mfc_read_atomic_status: Read Atomic Command Status

(uint32_t) mfc_read_atomic_status(void)

The atomic command status is read, or the program is stalled until the status is available. As shown in Table 4-104, one of the following atomic command status results (binary value of bits 29 through 31) is returned:

Table 4-104: Read Atomic Command Status or Stall Until Status Is Available¹

Status	Mnemonic	Description
1	MFC_PUTLLC_STATUS	The mfc_putllc command failed (reservation lost).
2	MFC_PUTLLUC_STATUS	The ${\tt mfc_putlluc}$ command was completed successfully.
4	MFC_GETLLAR_STATUS	The ${\tt mfc_getllar}$ command was completed successfully.

¹ Status enumerants are defined in spu_mfcio.h.

Implementation

spu_readch(MFC_RdAtomicStat)

mfc_stat_atomic_status: Check Availability of Atomic Command Status

(uint32_t) mfc_stat_atomic_status(void)

The availability of the atomic command status is checked, and one of the following values is returned:

- 0: An atomic DMA command has not yet completed.
- 1: An atomic DMA command has completed and the status is available.

Implementation

spu_readchcnt(MFC_RdAtomicStat)



4.8. MFC Multisource Synchronization Request

The *Cell Broadband Engine*[™] Architecture describes the MFC Multisource Synchronization Facility. In that document, a cumulative ordering is broadly defined as an ordering of storage accesses performed by multiple processors or units with respect to another processor or unit. In this section, several functions are described that can be used to achieve a cumulative ordering across local and main storage address domains.

mfc_write_multi_src_sync_request: Request Multisource Synchronization

(void) mfc_write_multi_src_sync_request(void)

A request is sent to start tracking outstanding transfers sent to the associated MFC. When the requested synchronization is complete, the channel count of the MFC Multisource Synchronization Request channel is reset to one.

Implementation

spu_writech(MFC_WrMSSyncReq,0)

mfc_stat_multi_src_sync_request: Check the Status of Multisource Synchronization

(uint32_t) mfc_stat_multi_src_sync_request(void)

The channel count of the MFC Multisource Synchronization Request channel is read, and one of the following values is returned:

- 0: Outstanding transfers are being tracked.
- 1: The synchronization requested by mfc_write_multi_src_sync_request is complete.

Implementation

spu_readchcnt(MFC_WrMSSyncReq)

4.9. SPU Signal Notification

In this section, functions are described that can be used to read signals from other processors and other devices in the system.

spu_read_signal1: Atomically Read and Clear Signal Notification 1 Channel

(uint32_t) spu_read_signal1(void)

The Signal Notification 1 channel is read, and any bits that are set are atomically reset. A signal is returned. If no signals are pending, this function will stall the SPU until a signal is issued.

Implementation

spu_readch(SPU_RdSigNotify1)

spu_stat_signal1: Check if Pending Signals Exist on Signal Notification 1 Channel

(uint32_t) spu_stat_signal1(void)

A check is made to determine whether any pending signals exist on the Signal Notification 1 channel. One of the following values is returned:

- 0: No signals are pending.
- 1: Signals are pending.

Implementation

```
spu_readchcnt(SPU_RdSigNotify1)
```



spu_read_signal2: Atomically Read and Clear Signal Notification 2 Channel

(uint32_t) spu_read_signal2(void)

The Signal Notification 2 channel is read, and any bits that are set are atomically reset. A signal is returned. If no signals are pending, a call of this function stalls the SPU until a signal is issued.

Implementation

spu_readch(SPU_RdSigNotify2)

spu_stat_signal2: Check if any Pending Signals Exist on Signal Notification 2 Channel

(uint32_t) spu_stat_signal2(void)

A check is made to determine whether any pending signals exist on the Signal Notification 2 channel. One of the following values is returned:

- 0: No signals are pending.
- 1: Signals are pending.

Implementation

spu_readchcnt(SPU_RdSigNotify2)

4.10. SPU Mailboxes

This section describes functions that can be used to manage SPU Mailboxes.

spu_read_in_mbox: Read Next Data Entry in SPU Inbound Mailbox

(uint32_t) spu_read_in_mbox(void)

The next data entry in the SPU Inbound Mailbox queue is read. The command stalls when the queue is empty. The application-specific mailbox data is returned. Each application can uniquely define the mailbox data.

Implementation

spu_readch(SPU_RdInMbox)

spu_stat_in_mbox: Get the Number of Data Entries in SPU Inbound Mailbox

(uint32_t) spu_stat_in_mbox(void)

The number of data entries in the SPU Inbound Mailbox is returned. If the returned value is non-zero, the mailbox contains data entries that have not been read by the SPU.

Implementation

spu_readchcnt(SPU_RdInMbox)

spu_write_out_mbox: Send Data to SPU Outbound Mailbox

(void) spu_write_out_mbox (uint32_t data)

Data is sent to the SPU Outbound Mailbox, where *data* is application-specific mailbox data, or the command stalls when the SPU Outbound Mailbox is full.

Implementation

spu_writech(SPU_WrOutMbox, data)



spu_stat_out_mbox: Get Available Capacity of SPU Outbound Mailbox

(uint32_t) spu_stat_out_mbox(void)

The available capacity of the SPU Outbound Mailbox is returned. A value of zero indicates that the mailbox is full.

Implementation

spu_readchcnt(SPU_WrOutMbox)

spu_write_out_intr_mbox: Send Data to SPU Outbound Interrupt Mailbox

(void) spu_write_out_intr_mbox (uint32_t data)

Data is sent to the SPU Outbound Interrupt Mailbox, where *data* is application-specific mailbox data. The command stalls when the SPU Outbound Interrupt Mailbox is full.

Implementation

spu_writech(SPU_WrOutIntrMbox, data)

spu_stat_out_intr_mbox: Get Available Capacity of SPU Outbound Interrupt Mailbox

(uint32_t) spu_stat_out_intr_mbox(void)

The available capacity of the SPU Outbound Interrupt Mailbox is returned. A value of zero indicates that the mailbox is full.

Implementation

spu_readchcnt(SPU_WrOutIntrMbox)

4.11. SPU Decrementer

This section describes functions that use the SPU 32-bit decrementer.

spu_read_decrementer: Read Current Value of Decrementer

(uint32_t) spu_read_decrementer(void)

The current value of the decrementer is read and returned.

Implementation

spu_readch(SPU_RdDec)

spu_write_decrementer: Load a Value to Decrementer

(void) spu_write_decrementer (uint32_t count)

A count is loaded to the decrementer.

Implementation

spu_writech(SPU_WrDec, count)

4.12. SPU Event

This section describes several functions that can be used to monitor SPU events. See the *Cell Broadband Engine*[™] Architecture for a description of the SPU Event Facility.

The bit-fields of the Event Status, the Event Mask, and the Event Ack are shown in Table 4-105.



Table 4-105: MFC Event Bit-Fields¹

Bits	Field Name	Description
0x1000	MFC_MULTI_SRC_SYNC_EVENT	Multisource synchronization event
0x0800	MFC_PRIV_ATTN_EVENT	SPU privileged attention event
0x0400	MFC_LLR_LOST_EVENT	Lock-line reservation lost event
0x0200	MFC_SIGNAL_NOTIFY_1_EVENT	SPU Signal Notification 1 available event
0x0100	MFC_SIGNAL_NOTIFY_2_EVENT	SPU Signal Notification 2 available event
0x0080	MFC_OUT_MBOX_AVAILABLE_EVENT	SPU Outbound Mailbox available event
0x0040	MFC_OUT_INTR_MBOX_AVAILABLE_EVEN T	SPU Outbound Interrupt Mailbox available event
0x0020	MFC_DECREMENTER_EVENT	SPU decrementer event
0x0010	MFC_IN_MBOX_AVAILABLE_EVENT	SPU Inbound Mailbox available event
0x0008	MFC_COMMAND_QUEUE_AVAILABLE_EVE NT	MFC SPU command queue available event
0x0002	MFC_LIST_STALL_NOTIFY_EVENT	MFC DMA List command stall-and-notify event
0x0001	MFC_TAG_STATUS_UPDATE_EVENT	MFC tag-group status update event

¹ Bit-field names are defined in spu_mfcio.h.

spu_read_event_status: Read Event Status or Stall Until Status is Available

(uint32_t) spu_read_event_status(void)

The event status is read and returned. The command stalls until the status is available. Events that have been reported but not acknowledged will continue to be reported until acknowledged.

The return value is the value of the SPU Read Event Status channel.

Implementation

spu_readch(SPU_RdEventStat)

spu_stat_event_status: Check Availability of Event Status

(uint32_t) spu_stat_event_status(void)

The event status is checked, and one of the following values is returned:

- 0: No enabled events occurred.
- 1: Enabled events are pending.

Implementation

spu_readchcnt(SPU_RdEventStat)

spu_write_event_mask: Select Events to be Monitored by Event Status

(void) spu_write_event_mask (uint32_t mask)

Events are selected to be monitored by event status. The argument, mask, is the event mask.

Implementation

spu_writech(SPU_WrEventMask, mask)

spu_write_event_ack: Acknowledge Events

(void) spu_write_event_ack (uint32_t ack)



This function acknowledges that the corresponding events are being serviced by the software. The status of acknowledged events is reset, and the events are resampled. The argument, *ack*, represents events acknowledgment.

Implementation

spu_writech(SPU_WrEventAck, ack)

spu_read_event_mask: Read Event Status Mask

(uint32_t) spu_read_event_mask(void)

The current Event Status Mask is read, and the mask is returned.

Implementation

spu_readch(SPU_RdEventMask)

4.13. SPU State Management

This section describes functions that relate to interrupts. See the *Cell Broadband Engine[™] Architecture* for a description of the SPU Machine Status channel and the SPU interrupt-related channels.

spu_read_machine_status: Read Current SPU Machine Status

(uint32_t) spu_read_machine_status(void)

The current SPU machine status is read, and the status is returned.

Implementation

spu_readch(SPU_RdMachStat)

spu_write_srr0: Write to SPU SRR0

(void) spu_write_srr0(uint32_t srr0)

The value of srr0 is written to the SPU state save/restore register 0 (SRR0).

Implementation

spu_writech(SPU_WrSRR0,srr0)

spu_read_srr0: Read SPU SRR0

(uint32_t) spu_read_srr0(void)

The SPU state save/restore register 0 (SRR0) is read, and the state is returned.

Implementation

spu_readch(SPU_RdSRR0)



5. SPU and Vector Multimedia Extension Intrinsics

Function mapping techniques can be used to increase the portability of source code written with SPU intrinsics. One important set of intrinsic function mappings is between the SPU and PPU. This chapter describes a minimal mapping between SPU intrinsics and PPU Vector Multimedia Extension intrinsics.

For many intrinsic functions, an efficient one-to-one mapping between architectures will exist. For some functions, there could be a less efficient one-to-many instruction mapping; and for other functions, no straightforward mapping will exist because a mapping is either impractical or impossible to implement. In this document, only one-to-one mappings are identified for the SPU and PPU. For those SPU and PPU intrinsic functions for which there is no straightforward mapping, an explanation of the difficulty in mapping is provided.

The mappings between SPU and PPU intrinsics are defined in two header files: vmx2spu.h and spu2vmx.h. The former maps Vector Multimedia Extension intrinsics to generic SPU intrinsics, and the latter maps generic SPU intrinsics to Vector Multimedia Extension intrinsics. The functions that are defined in these two header files can be implemented as overloaded inline functions. To facilitate implementation, the vector data types must also be mapped.

The header file vec_types.h is provided to declare the single token vector data types for the Vector Multimedia Extension vector data types and to perform type mappings between the SPU and Vector Multimedia Extension. Programmers must similarly declare vector data using these single token data types. The single token vector data types for the Vector Multimedia Extension intrinsics are shown in Table 5-106.

Vector Keyword Data Type	Single Token Typedef
vector unsigned char	vec_uchar16
vector signed char	vec_char16
vector bool char	vec_bchar16
vector unsigned short	vec_ushort8
vector signed short	vec_short8
vector bool short	vec_bshort8
vector unsigned int	vec_uint4
vector signed int	vec_int4
vector bool int	vec_bint4
vector float	vec_float4
vector pixel	vec_pixel8

Table 5-106: Vector Multimedia Extension Single Token Vector Data Types

5.1. Mapping of Vector Multimedia Extension Intrinsics to SPU Intrinsics

5.1.1. Data Types

Not all Vector Multimedia Extension data types are supported on the SPU. Those which are mapped to SPU data types are shown in Table 5-107. Shaded entries in the table indicate the types that are not identical.

Table 5-107: Mapping of Vector Multimedia Extension Data Types to SPU Data Types

Vector Multimedia Extension Data	Type Maps to SPU Data Type
vector unsigned char	vector unsigned char
vector unsigned short	vector unsigned short
vector unsigned int	vector unsigned int
vector signed char	vector signed char



Vector Multimedia Extension Data Type	Maps to SPU Data Type
vector signed short	vector signed short
vector signed int	vector signed int
vector float	vector float
vector bool char	vector unsigned char
vector bool short	vector unsigned short
vector bool int	vector unsigned int
vector pixel	vector unsigned short ¹

¹ Because vector pixel and vector bool short are mapped to the same base vector type (vector unsigned short), the overloaded functions for vec_unpackh and vec_unpackl cannot be uniquely resolved.

5.1.2. One-to-One Mapped Intrinsics

The Vector Multimedia Extension intrinsics that map one-to-one with the generic SPU intrinsics are shown in Table 5-108.

Generic Vector Multimedia Extension Intrinsic	Maps to SPU Intrinsic	Applicable Data Type(s)
vec_add	spu_add	halfword, word, and float (not byte)
vec_addc	spu_genc	all
vec_and	spu_and	all
vec_andc	spu_andc	all
vec_avg	spu_avg	unsigned char
vec_cmpeq	spu_cmpeq	all
vec_cmpgt	spu_cmpgt	all
vec_cmplt	spu_cmpgt	all (requires parameter reordering)
vec_ctf	spu_convtf	all
vec_cts	spu_convts	all
vec_ctu	spu_convtu	all
vec_madd	spu_madd	all
vec_mule	spu_mule	halfword (not byte)
vec_mulo	spu_mulo	halfword (not byte)
vec_nmusb	spu_nmsub	all
vec_nor	spu_nor	all
vec_or	spu_or	all
vec_re	spu_re	all
vec_rl	spu_rl	halfword, word (not byte)
vec_rsqrte	spu_rsqrte	all
vec_sel	spu_sel	all
vec_sub	spu_sub	halfword, word, float
vec_subc	spu_genb	all
vec_xor	spu_xor	all

Table 5-108: Vector Multimedia Extension Intrinsics That Map One-to-One with SPU Intrinsics

5.1.3. Vector Multimedia Extension Intrinsics That Are Difficult to Map to SPU Intrinsics

The Vector Multimedia Extension intrinsics that are shown in Table 5-109 are not likely to be mapped to generic SPU intrinsics because a straightforward mapping does not exist.

Generic Vector Multimedia Extension Intrinsic(s)	Explanation
vec_unpackh, vec_unpackl	These functions cannot be mapped without creating additional SPU data types. A mapping of pixel and bool short vector types to an unsigned short (as described in Table 5-107) will cause an overloaded function selection conflict.
vec_mfvscr, vec_mtvscr	Support of the VSCR register is difficult because the SPU does not support IEEE rounding modes on single-precision floating-point operations.
vec_step	Mapping requires specific compiler support that is not mandated by this specification.

Table 5-109: Vector Multimedia Extension Intrinsics That Are Difficult to Map to SPU Intrinsics

5.2. Mapping of SPU Intrinsics to Vector Multimedia Extension Intrinsics

5.2.1. Data Types

Not all SPU data types are supported by the PPU Vector Multimedia Extensions. The SPU data types that do map to the PPU Vector Multimedia Extension data types are shown in Table 5-110. The shaded entries in the table indicate the data types that are not identical.

Table 5-110: Mapping of SPU Data Types to Vector Multimedia Extension Data Types

SPU Data Type	Maps to Vector Multimedia Extension Data Type
vector unsigned char	vector unsigned char
vector unsigned short	vector unsigned short
vector unsigned int	vector unsigned int
vector signed char	vector signed char
vector signed short	vector signed short
vector signed int	vector signed int
vector float	vector float
vector unsigned long long	vector bool char
vector signed long long	vector bool short
vector double	vector bool int

5.2.2. One-to-One Mapped Intrinsics

Many of the generic SPU intrinsics map one-to-one with Vector Multimedia Extension intrinsics. These mappings are shown in Table 5-111.

Generic SPU Intrinsic	Maps to Vector Multimedia Extension Intrinsic	Applicable Data Type(s)
spu_add	vec_add	vector/vector (no scalar operands)
spu_and	vec_and	vector/vector (no scalar operands)
spu_andc	vec_andc	all
spu_avg	vec_avg	all

IBM

Generic SPU Intrinsic	Maps to Vector Multimedia Extension Intrinsic	Applicable Data Type(s)
spu_cmpeq	vec_cmpeq	vector/vector (no scalar operands)
spu_cmpgt	vec_cmpgt	vector/vector (no scalar operands)
spu_convtf	vec_ctf	limited scale range (5 bits)
spu_convts	vec_cts	limited scale range (5 bits)
spu_convtu	vec_ctu	limited scale range (5 bits)
spu_genb	vec_subc	all
spu_genc	vec_addc	all
spu_madd	vec_madd	float
spu_mule	vec_mule	all
spu_mulo	vec_mulo	halfword vector/vector (no scalar operands)
spu_nmsub	vec_nmsub	float
spu_nor	vec_nor	all
spu_or	vec_or	vector/vector (no scalar operands)
spu_re	vec_re	all
spu_rl	vec_rl	vector/vector (no scalar operands)
spu_rsqrte	vec_rsqrte	all
spu_sel	vec_sel	all
spu_sub	vec_sub	vector/vector (no scalar operands)
spu_xor	vec_xor	vector/vector (no scalar operands)

5.2.3. SPU Intrinsics That Are Difficult to Map to Vector Multimedia Extension Intrinsics

The generic SPU intrinsics that are shown in Table 5-112 are not likely to be mapped to Vector Multimedia Extension intrinsics because a straightforward mapping does not exist.

Table 5-112: SPU Intrinsics That Are Difficult to Map to	Vector Multimedia Extension Intrinsics
Table 5 TT2. Of 6 Intrinsies That Are Difficult to Map to	

Generic SPU Intrinsic(s)	Explanation
spu_bisled, spu_bislede, spu_bisledi	Event handling and interrupt handling on the SPU cannot be
spu_idisable, spu_ienable	precisely mapped.
spu_readch, spu_readchqw, spu_readchcnt	Specific channel functionality cannot be easily supported on the PPU, nor would it generally be desirable to do so. Whereas some
spu_writech, spu_writechqw	channel sequences could be mapped, most would require special programmer insight and direction.
spu_mfcdma32, spu_mfcdma64, spu_mfcstat	The mapping of DMA transactions typically is not needed because the PPU has full memory access. Nevertheless, these intrinsics could be used to perform memory synchronization that might not be precisely mappable.
spu_sync, spu_sync_c	These intrinsics could be mapped to one of the PPU sync
spu_dsync	 instructions, but the results might not be what was intended.
spu_convts, spu_convtu, spu_convtf	The full dynamic range of scale factors is not easily supported. Vector Multimedia Extension provides a 5-bit scale factor; the SPU has an 8-bit scale factor. Some implementations might support only the 5-bit range provided by the direct mapping of the equivalent intrinsics.
spu_hcmpeq, spu_hcmpgt	The halt instruction might be mappable to an exit function, but this will not work in all environments.
spu_stop, spu_stopd	It is not always appropriate to stop execution of the PPU.



6.PPU Intrinsics

This chapter specifies a minimal set of specific intrinsics to make the underlying PPU instruction set accessible from the C programming language. Except for __setflm, each of these intrinsics has a one-to-one assembly language mapping, unless compiled for a 32-bit ABI in which the high and low halves of a 64-bit doubleword is maintained in separate registers. In this later situation, the corresponding 32-bit intrinsic might generate a sequence of instructions. In other instances a corresponding 32-bit implementation cannot be supported.

The PPU intrinsics will be declared in the system header file, ppu_intrinsics.h. They may be either defined within this header as macros or implemented internally within the compiler.

Some intrinsics take a literal value of either 3, 4, 5, 6, 8, or 10 bits in length. By default, a call to an intrinsic with an out-of-range literal is reported by the compiler as an error. Compilers may provide an option to issue a warning for out-of-range literal values and use only the specified number of least significant bits for the out-of-range argument.

The intrinsics do not have a specific ordering unless otherwise noted. The intrinsics can be optimized by the compiler and be scheduled like normal operations.

__cctph: Change Thread Priority to High

(void) __cctph()

The current thread priority is changed to high priority. This intrinsic will not be reordered by the compiler.

Table 6-113: Change Thread Priority to High

Return/Argument Types	Assembly Mapping
none	cctph

___cctpl: Change Thread Priority to Low

(void) __cctpl()

The current thread priority is changed to low priority. This intrinsic will not be reordered by the compiler.

Table 6-114: Change Thread Priority to Low

Return/Argument Types	Assembly Mapping
none	cctpl

__cctpm: Change Thread Priority to Medium

(void) __cctpm()

The current thread priority is changed to medium priority. This intrinsic will not be reordered by the compiler.

Return/Argument	Assembly
Types	Mapping
none	cctpm



___cntlzd: Count Leading Doubleword Zeros

$d = _cntlzd(a)$

The number of leading zeros in the doubleword *a* is returned in *d*.

Table 6-116: Count Leading Doubleword Zeros

Return/Argument Types		Assembly
d	а	Mapping
unsigned int	unsigned long long	cntlzd d, a

__cntlzw: Count Leading Word Zeros

 $d = _cntlzw(a)$

The number of leading zeros in the word a is returned in d.

Table 6-117: Count Leading Word Zeros

Return/Argument Types		Assembly Mapping	
d	а	64-bit ABI 32-bit ABI	
unsigned int	unsigned int	cntlzw d, a	cntlzw hi_cnt, a_hi cntlzw lo_cnt, a_lo rlwinm mask, hi_cnt, 26, 0, 5 srawi mask, mask, 31 and lo_cnt, lo_cnt, mask add d, hi_cnt, lo_cnt

__db10cyc: Delay 10 Cycles at Dispatch

(void) __dbl0cyc()

The current thread is blocked at dispatch for 10 cycles. This intrinsic will not be reordered by the compiler.

Table 6-118: Delay 10 Cycles At Dispatch

Return/Argument Types	Assembly Mapping	
none	db10cyc	

__db12cyc: Delay 12 Cycles at Dispatch

(void) __dbl2cyc()

The current thread is blocked at dispatch for 12 cycles. This intrinsic will not be reordered by the compiler.

Table 6-119: Delay 12 Cycles At Dispatch

Return/Argument	
Types	Assembly Mapping
none	db12cyc



__db16cyc: Delay 16 Cycles at Dispatch

(void) __dbl6cyc()

The current thread is blocked at dispatch for 16 cycles. This intrinsic will not be reordered by the compiler.

Table 6-120: Delay 16 Cycles At Dispatch

Return/Argument		
Types	Assembly Mapping	
none	db16cyc	

__db8cyc: Delay 8 Cycles at Dispatch

(void) __db8cyc()

The current thread is blocked at dispatch for 8 cycles. This intrinsic will not be reordered by the compiler.

Table 6-121: Delay 8 Cycles At Dispatch

Return/Argument	Assembly
Types	Mapping
none	db8cyc

__dcbf: Data Cache Block Flush

(void) ___dcbf(pointer)

The cache block that contains the argument *pointer* is flushed and removed from the cache.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-122: Data Cache Block Flush

Return/Argument	Accombly Monning	
pointer	Assembly Mapping	
void*	dcbf base, index	

_dcbst: Data Cache Block Store

(void) __dcbst(pointer)

The cache block that contains the argument *pointer* is written to main memory. This intrinsic will not be reordered by the compiler.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-123:	Data Cache	Block Store
--------------	------------	-------------

Return/Argument	A	
pointer	Assembly Mapping	
void*	dcbst base, index	



__dcbt: Data Cache Block Touch

(void) __dcbt(pointer)

The processor receives a hint that the cache block which contains the argument *pointer* will soon be loaded. This intrinsic will not be reordered by the compiler.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-124: Data Cache Block Touch

Return/Argument	Assembly Mapping	
pointer		
void*	dcbt base, index	

__dcbt_TH1000: Start Streaming Data

(void) __dcbt_TH1000(EATRUNC, D, UG, ID)

A stream is started with an id of *ID* and an effective address of EATRUNC. The argument *D* describes which direction the stream is going: true for forwards and false for backwards. The argument *UG* says if the stream is unlimited in bounds or not. This intrinsic will not be reordered by the compiler.

The effective address for this instruction is calculated as

((unsigned long long) EATRUNC) & ~0x7F) | (((D & 1) << 6) | ((UG & 1) << 5) | (ID & 0xF)

The base and index arguments for the assembly mapping are calculated from the above effective address.

Table 6-125: Start Streaming Data

Retur	n/Argum	Assembly Mapping		
EATRUNC	D	UG	ID	Assembly Mapping
void*	bool	bool	int	dcbt base, index, 8

__dcbt_TH1010: Stop Streaming Data

(void) __dcbt_TH1010(G0, S, UNITCNT, T, U, ID)

The processor receives a hint that the stream identified by *ID* will no longer be needed. If *G0* is set then the program will soon load from all nascent data streams that have been completely described, and it will probably no longer load from any other nascent data streams; all the rest of the arguments are ignored in this case. If *S* is 10 then the stream associated with *ID* will stop and all other arguments except for *ID* are ignored. If *S* is 11 then all streams IDs are stopped and all other arguments are ignored. *UNITCNT* specifies the number of units in a data stream. *T* tells if the program's need for each block of the data stream is likely to be transient. *U* tells if the data stream is unlimited and the *UNITCNT* argument is ignored. This intrinsic will not be reordered by the compiler.

The effective address for this instruction is calculated as:



The base and index arguments for the assembly mapping are calculated from the above effective address.

Table 6-126: Stop Streaming Data

	Return/Argument Types					Assembly Mapping	
G0	S	UNITCNT	Т	U	ID		
bool	int	int	bool	bool	int	dcbt base, index, 10	

__dcbtst: Data Cache Block Touch for Store

(void) __dcbtst(pointer)

The processor receives a hint that the cache block that contains the argument *pointer* will soon be stored. This intrinsic will not be reordered by the compiler.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Return/Argument pointer	Assembly Mapping	
void*	dcbtst base, index	

__dcbz: Data Cache Block Set to Zero

(void) __dcbz(pointer)

The cache block that contains the argument *pointer* is zeroed out. If the address is already in cache, the cache block containing it is zeroed. If the address was not already in a cache block, a cache block for it is created with all zeros. This intrinsic will not be reordered by the compiler.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-128: Data Cache Block Set to Zero

Return/Argument	Assembly Mapping	
pointer		
void*	dcbz base, index	

__eieio: Enforce In-Order Execution of I/O

(void) ___eieio()

A memory barrier is created, which provides an ordering function for the storage accesses caused by *Load*, *Store*, ___dcbz(), __eciwx(), and __ecowx() instructions executed by the processor executing the __eieio() instruction. The memory barrier and ordering function are described in section 1.7.1 of *PowerPC Architecture Book*, *Book II: PowerPC Virtual Environment Architecture*, *Version 2.02*.

Table 6-129: Enforce In-Order Execution of I/O	Table 6-129:	Enforce	In-Order	Execution of	I/O
------------------------------------------------	--------------	---------	----------	--------------	-----

Return/Argument Types	Assembly Mapping
none	eieio



__fabs: Double Absolute Value

d = __fabs(a)

The absolute value of the argument a is returned in d with the sign bit set to zero.

Table 6-130: Double Absolute Value

Return/Argu	iment Types	Assembly Mapping
d	а	Assembly Mapping
double	double	fabs d, a

__fabsf: Float Absolute Value

d = __fabsf(a)

The absolute value of the argument *a* is returned in *d* with the sign bit set to zero.

Table 6-131: Float Absolute Value

Return/Argument Types			Assembly Mapping
	d	а	Assembly Mapping
	float	float	fabs d, a

__fcfid: Convert Doubleword to Double

 $d = __fcfid(a)$

The doubleword in *a* is converted to floating point and returned in *d*.

Table 6-132: Convert Doubleword to Double

Return/Arg	jument	Assembly Mapping	
d	а	Assembly Mapping	
double	long long	fcfid d, a	

__fctid: Convert Double to Doubleword

 $d = __fctid(a)$

The double *a* is converted to a doubleword integer and returned in *d*. This function takes into account the current rounding mode.

Table 6-133: Convert Doubleto Doubleword

Return/Argu	iment Types	Assembly Mapping
d	а	Assembly Mapping
long long	double	fctid d, a

__fctidz: Convert Double to Doubleword with Round Toward Zero

d = __fctidz(a)



The double *a* is converted to a doubleword integer and returned in *d*. This function always rounds towards zero.

Return/Argu	iment Types	Assembly Mapping
d	а	Assembly Mapping
long long	double	fctidz d, a

__fctiw: Convert Double to Word

 $d = __fctiw(a)$

The double *a* is converted to a word integer and returned in *d*. This function takes into account the current rounding mode.

Table 6-135: Convert Double to Word

Return/Argument Types		Accombly Monning
d	а	Assembly Mapping
int	double	fctiw tmp, a stfiwx tmp, r1, tempspace lwzx d, r1, tempspace

__fctiwz: Convert Double to Word with Round Towards Zero

The double a is converted to a word integer and returned in d. This function always rounds towards zero.

Table 6-136: Convert Double to Word with Round Towards Zero

Return/Argu	ment Types	Assembly Mapping
d	а	Assembly Mapping
i	double	fctiwz tmp, a stfiwx tmp, r1, tempspace lwzx d, r1, tempspace

__fmadd: Double Fused Multiply and Add

 $d = __fmadd(a, b, c)$

The argument *a* is multiplied by the argument *b*, and the argument *c* is added to that product. The resulting value $(a \times b + c)$ is returned in *d*.

Table 6-137: Double Fused Multiply and Add

	Return/Arg	Assembly		
d	а	b	С	Mapping
double	double	double	double	fmadd d, a, b, c

__fmadds: Float Fused Multiply and Add

d = __fmadds(a, b, c)

The argument *a* is multiplied by the argument *b*, and the argument *c* is added to that product. The resulting value $(a \times b+c)$ is returned in *d*.

Table 6-138: Float Fused Multiply and Add



	Return/Arg	Assembly		
d	а	b	С	Mapping
float	float	float	float	fmadds d, a, b, c

__fmsub: Double Fused Multiply and Subtract

 $d = __fmsub(a, b, c)$

The argument *a* is multiplied by the argument *b*, and the argument *c* is subtracted from that product. The resulting value $(a \times b - c)$ is returned in *d*.

Table 6-139: Double Fused Multiply and Subtract

	Return/Argu	Assembly		
d	а	b	С	Mapping
double	double	double	double	fmsub d, a, b, c

__fmsubs: Float Fused Multiply and Subtract

 $d = __fmsubs(a, b, c)$

The argument *a* is multiplied by the argument *b*, and the argument *c* is subtracted from that product. The resulting value $(a \times b - c)$ is returned in *d*.

Table 6-140: Float Fused Multiply and Subtract

		Return/Arg	Assembly		
	d	а	b	С	Mapping
1	float	float	float	float	fmsubs d, a, b, c

__fmul: Double Multiply

 $d = __fmul(a, b)$

The doubles a and b are multiplied, and their product $(a \times b)$ is returned in d.

Table 6-141: Double Multiply

Retu	Irn/Argument	Assembly	
d	а	b	Mapping
double	double	double	fmul d, a, b

__fmuls: Float Multiply

 $d = __fmuls(a, b)$

The floats a and b are multiplied, and their product $(a \times b)$ is returned in d.

Table 6-142: Float Multiply

Return/Argument Types			Assembly
d	а	b	Mapping
float	float	float	fmuls d, a, b



__fnabs: Double Negative Absolute

d = __fnabs(a)

The negative absolute value of the argument *a* is returned in *d*. The sign bit is set to 1.

Table 6-143: Double Negative Absolute

Return/Argu	ment Types	Assembly Mapping
d	а	Assembly Mapping
double	double	fnabs d, a

__fnabsf: Float Negative Absolute Value

 $d = __fnabsf(a)$

The negative absolute value of the argument a is returned in the d. The sign bit is set to 1.

Table 6-144: Float Negative Absolute Value

Return/Argu	ment Types	Assembly Mapping
d a		
float	float	fnabs d, a

__fnmadd: Double Fused Negative Multiply and Add

 $d = __fnmadd(a, b, c)$

The arguments *a* and *b* are multiplied, and the argument *c* is added to their product. The sum is negated, and the resulting value $-(a \times b + c)$ is returned in *d*.

Table 6-145: Double Fused Negative Multiply and Add

	Return/Arg		Assembly	
d	а	b	С	Mapping
double	double	double	double	fnmadd d, a, b, c

__fnmadds: Float Fused Negative Multiply and Add

 $d = __fnmadds(a, b, c)$

The arguments *a* and *b* are multiplied, and the argument *c* is added to their product. The sum is negated, and the resulting value $-(a \times b + c)$ is returned in *d*.

Table 6-146: Float Fused Negative Multiply and Add

	Return/Arg	Assembly			
d	а	b	С	Mapping	
float	float	float	float	fnmadds d, a, b, c	



90 PPU Intrinsics

__fnmsub: Double Fused Negative Multiply and Subtract

 $d = __fnmsub(a, b, c)$

The arguments *a* and *b* are multiplied, and the argument *c* is subtracted from their product. The sum is negated, and the resulting value $-(a \times b - c)$ is returned in *d*.

Table 6-147: Double Fused Negative Multiply and Subtract

	Return/Argu	Assembly		
d	а	b	с	Mapping
double	double	double	double	fnmsub d, a, b, c

__fnmsubs: Float Fused Negative Multiply and Subtract

 $d = __fnmsubs(a, b, c)$

The arguments *a* and *b* are multiplied, and the argument *c* is subtracted from their product. The sum is negated, and the resulting value $-(a \times b - c)$ is returned in *d*.

Table 6-148: Float Fused Negative Multiply and Subtract

	Assembly			
d	а	b	с	Mapping
float	float	float	float	fnmsubs d, a, b, c

__fres: Float Reciprocal Estimate

$d = __fres(a)$

An estimate of the reciprocal of the argument *a* is returned in *d*. The estimate is correct to a precision of one part in 256 of the reciprocal.

Beyond this precision, the value is indeterminate; the results of executing this instruction may vary between implementations and between different executions on the same implementation.

Table 6-149: Float Reciprocal Estimate

Return/Argu	ment Types	Assembly Mapping	
d a		Assembly Mapping	
float	float	fres d, a	

__frsp: Round to Single Precision

 $d = __frsp(a)$

The argument a is rounded to single precision and returned in d.

Table 6-150: Round to Single Precision

Return/Argu	ment Types	Assembly Mapping	
d	а	Assembly Mapping	
float	float	frsp d, a	

__frsqrte: Double Reciprocal Square Root Estimate

d = __frsqrte(a)

An estimate of the reciprocal of the square root of the argument *a* is returned in *d*.



The estimate is correct to a precision of one part in 32 of the reciprocal of the square root. Beyond this precision, the value is indeterminate; the results of executing this instruction may vary between implementations and between different executions on the same implementation.

Table 6-151: Double Reciprocal	Square Root Estimate
--------------------------------	----------------------

Return/Argu	ment Types	Assembly Mapping	
d a		Assembly Mapping	
doube	double	frsqrte d, a	

__fsel: Floating Point Select of Double

 $d = _fsel(a, b, c)$

The argument *b* is returned in *d* if the argument *a* is less than or equal to 0.0; otherwise *c* is returned.

Table 6-152: Floating Point Select of Double

	Return/Arg	Assembly		
d	а	b	С	Mapping
double	double	double	double	fsel d, a, b, c

__fsels: Floating Point Select of Float

 $d = __fsels(a, b, c)$

The argument b is returned in d if the argument a is less than or equal to 0.0; otherwise c is returned.

Table 6-153: Floating Point Select of Float

	Return/Arg	Assembly			
d	а	b	С	Mapping	
float	float	float	float	fsel d, a, b, c	

__fsqrt: Double Square Root

 $d = __fsqrt(a)$

The square root of the argument a is returned in d.

Table 6-154: Double Square Root

Return/Arg	ument Types	Assembly Mapping
d	а	Assembly Mapping
double	double	fsqrt d, a

__fsqrts: Float Square Root

d = __fsqrts(a)

The square root of the argument a is returned in d.

Table 6-155: Float Square Root

Return/Arg	ument Types	Assembly Mapping
d	а	
float	float	fsqrts d, a

92 PPU Intrinsics



__icbi: Instruction Cache Block Invalidate

(void) __icbi(pointer)

The instruction cache block that contains the argument *pointer* is invalidated, if such a block is in the cache. This intrinsic will not be reordered by the compiler.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-156: Instruction Cache Block Invalidate

Return/Argument	Assembly Mapping	
pointer	Assembly Mapping	
void*	icbi base, index	

__isync: Instruction Sync

(void) __isync()

The processor waits until all previous instructions have finished. The <u>__isync()</u> function ensures that all icbi have been performed.

Table 6-157: Instruction Sync

Return/Argument	Assembly
Types	Mapping
none	isync

__Idarx: Load Doubleword with Reserved

d = __ldarx(pointer)

The reserved address of the processor is set to the value of *pointer*. A doubleword from the address in *pointer* is returned in *d*.

The base and index arguments for the assembly mapping are calculated from *pointer*.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-158: Load Doubleword with Rerserved

Return/Argument	Types	Assembly Mapping
d	pointer	
unsigned long long	void*	ldarx d, base, index

Idbrx: Load Reversed Doubleword

d = __ldbrx(pointer)

A doubleword from the address in *pointer* is loaded in reversed endian order into *d* and returned.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Return/Argument	Types	Asse	mbly Map	oping
d	pointer	64-bit ABI		32-bit ABI
unsigned long long	void*	ldbrx d, base, index	lwbrx lwbrx	d_lo, base, index d_hi, base, index+4



Ihbrx: Load Reversed Halfword

d = __lhbrx(pointer)

A halfword from the address in *pointer* is loaded in reversed endian order into *d* and returned.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-160: Load Reversed Halfword

Return/Argume	Argument Types Assembly	
d	pointer	Assembly Mapping
unsigned short	void*	lhbrx d, base, index

__Iwarx: Load Word with Reserved

```
d = __lwarx(pointer)
```

The reserved address of the processor is set to the value of *pointer*. A word from the address in *pointer* is returned in *d*.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-161: Load Word with Reserved

Return//	Argument	Assembly Mapping
d	pointer	Assembly Mapping
unsigned	void*	lwarx d, base, index

__Iwbrx: Load Reversed Word

d = __lwbrx(pointer)

A word from the address in *pointer* is loaded in reversed endian order into *d*.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-162: Load Reversed Word

Return//	Argument	Assembly Mapping
d	pointer	Assembly Mapping
unsigned	void*	lwbrx d, base, index

__lwsync: Light Weight Sync

(void) __lwsync()

A memory barrier is created, providing an ordering function for the storage accesses caused by prior *Load*, *Store*, and __dcbz() instructions that are executed by the processor executing __lwsync(). The memory barrier and ordering function are described in section 1.7.1 of *PowerPC Architecture Book*, *Book II: PowerPC Virtual Environment Architecture*, *Version 2.02*.

Table 6-163: Light Weight Sync	Table	6-163:	Liaht	Weight	Svnc
--------------------------------	-------	--------	-------	--------	------

Return/Argument Types	Assembly Mapping
none	lwsync



94 PPU Intrinsics

__mffs: Move from Floating-Point Status and Control Register

 $d = _mffs()$

The current Floating-Point Status and Control Register is returned in *d*. This intrinsic will not be reordered by the compiler.

Table 6-164: Move from Floating-Point Status and Control Register

Return/Argument	Assembly Mapping	
d	, looonibiy mapping	
double	mffs d	

__mfspr: Move from Special Purpose Register

d = __mfspr(spr)

The contents of the special purpose register specified by *spr* are returned in *d*. This intrinsic will not be reordered by the compiler.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-165: Move from Special Purpose Register

Return/Argum	ent Types	Assembly Mapping
d	spr	Assembly Mapping
unsigned long long	10-bit literal unsigned int	mfspr d, spr

__mftb: Move from Time Base

 $d = _mftb()$

The time base register is returned in *d*. This intrinsic will not be reordered by the compiler.

Table 6-166: Move from Time Base

Return/Argument	Ass	sembly Mapping
d	64-bit ABI	32-bit ABI
unsigned long long	mftb d	retry: mftbu d_hi mftb d_lo mftbu tmp cmp d_hi, tmp bne retry

__mtfsb0: Set Field of FPSCR

(void) __mtfsb0(bt)

Bit *bt* of Floating-Point Status and Control Register (FPSCR) is set to 0. This intrinsic will not be reordered by the compiler. It will also cause a barrier for floating point operations.

Table 6-167: Set Field of FPSCR

Return/Argument	Assembly Mapping	
bt		
5-bit unsigned int (literal)	mtfsb0 bt	



__mtfsb1: Unset Field of FPSCR

(void) __mtfsbl(bt)

Bit *bt* of Floating-Point Status and Control Register is set to 1. This intrinsic will not be reordered by the compiler. It will also cause a barrier for floating point operations.

Table 6-168: Unset Field of FPSCR

Return/Argument	Assembly Mapping	
bt		
5-bit unsigned int (literal)	mtfsb1 bt	

__mtfsf: Set Fields in FPSCR

```
(void) __mtfsf(flm, b)
```

The fields of Floating-Point Status and Control Register are set to *b* masked by the argument *flm*. This intrinsic will not be reordered by the compiler. It will also cause a barrier for floating point operations.

Table 6-169: Set Fields in FPSCR

Return/Argument Types		Assembly Mapping
flm	b	Assembly Mapping
8-bit unsigned int (literal)	double	mtfsf flm, b

__mtfsfi: Set Field FPSCR from Other Field

```
(void) __mtfsfi(bf, u)
```

The u field of Floating-Point Status and Control Register is copied into the bf field of FPSCR. This intrinsic will not be reordered by the compiler. It will also cause a barrier for floating point operations.

Table 6-170: Set Field FPSCR from Other Field

Return/Argument Types		Assembly Mapping
bf	u	
3-bit unsigned int (literal)	4bit unsigned int	mtfsfi bf, u

__mtspr: Move to Special Purpose Register

(void) __mtspr(spr, value)

The special purpose register specified by *spr* is set to the argument *value*. This intrinsic will not be reordered by the compiler.


This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-171: Move to Special Purpose Registe	Table 6-171:	Move to	Special	Purpose	Register
----------------------------------------------	--------------	---------	---------	---------	----------

Return/Argument Types		Assembly Mapping
spr value		Assembly Mapping
10-bit unsigned int (literal)	unsigned long long	mtspr spr, value

__mulhdu: Multiply Double Unsigned Word, High Part

d = __mulhdu(a, b)





The high part of the unsigned product of the doubleword arguments *a* and *b* is returned in *d*.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-172: Multiply Double Unsigned Word, High Part

F	Return/Argument Type	s	Assembly Mapping
d	а	b	Assembly Mapping
unsigned long long	unsigned long long	unsigned long long	mulhdu d, a, b

__mulhd: Multiply Doubleword, High Part

 $d = _mulhd(a, b)$

The high part of the signed product of the doubleword arguments a and b is returned in d.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-173: Multiply Doubleword, High Part

Return/Argument Types			Assembly Mapping	
d	a b			
long long	long long	long long	mulhd d, a, b	

__mulhwu: Multiply Unsigned Word, High Part

d = __mulhwu(a, b)

The high part of the unsigned product of the word arguments a and b is returned in d.

Table 6-174: Multiply Unsigned Word, High Part

Return/Argument Types			Assembly Mapping
d a		b	Assembly Mapping
unsigned int	unsigned int	unsigned in	mulhwu d, a, b

__mulhw: Multiply Word, High Part

$d = _mulhw(a, b)$

The high part of the signed product of the word arguments a and b is returned in d.

Table 6-175: Multiply Word, High Part



Return/	Argumer	nt Types	Assembly Mapping	
d	а	b	Assembly Mapping	
int	int	in	mulhw d, a, b	

__nop: No Operation

(void) __nop()

The preferred nop instruction is generated. This intrinsic will not be reordered by the compiler.

Table 6-176: No Operation

Return/Argument Types	Assembly Mapping
none	nop

__rldcl: Rotate Left Doubleword then Clear Left

 $d = _rldcl(a, b, mb)$

The value in the argument *a* is rotated leftwards by the number of bits specified by the argument *b*. A mask is generated having 1-bits from bit *mb* through bit 63, and 0-bits elsewhere. The rotated data ANDed with the generated mask is returned into *d*.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-177: Rotate Left Doubleword then Clear Left

	Assembly Mapping			
d	а	b	mb	Assembly Mapping
unsigned long long	unsigned long long	unsigned long long	6-bit unsigned int (literal)	rldcl d, a, b, mb

__rldcr: Rotate Left Doubleword then Clear Right

d = __rldcr(a, b, me)

The value in the argument a is rotated leftwards by the number of bits specified by the argument b. A mask is generated having 1-bits from bit 0 though bit me and 0-bits elsewhere. The rotated data ANDed with the generated mask is returned in d.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-178: Rotate Left Doubleword then Clear Right

	Assembly Mapping			
d	а	b	me	Assembly Mapping
unsigned long long	unsigned long long	unsigned long long	6-bit unsigned int (literal)	rldcr d, a, b, me

__rldic: Rotate Left Doubleword Immediate then Clear

d = __rldic(a, sh, mb)



The value in the argument *a* is rotated leftwards by the number of bits specified by the argument *sh*. A mask is generated having 1-bits from bit *mb* through bit 63-sh and 0-bits elsewhere. The rotated data ANDed with the generated mask is returned in *d*.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-179: Rotate Left Doubleword Immediate then Clear

	Return/Argument Types				
d	а	sh	mb	Assembly Mapping	
unsigned long long	unsigned long long	6-bit unsigned int	6-bit unsigned int (literal)	rldic d, a, sh, mb	

__rIdicl: Rotate Left Doubleword Immediate then Clear Left

d = __rldicl(a, sh, mb)

The value in the argument *a* is rotated leftwards by the number of bits specified by the argument *sh*. A mask is generated having 1-bits from bit *mb* through bit 63 and 0-bits elsewhere. The rotated data ANDed with the generated mask is returned in *d*.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-180: Rotate Left Doubleword Immediate then Clear Left

	Return/Argument Types				
d	а	sh	mb	Assembly Mapping	
unsigned long long	unsigned long long	6-bit unsigned int	6-bit unsigned int (literal)	rldicl d, a, sh, mb	

__rldicr: Rotate Left Doubleword Immediate then Clear Right

d = __rldicr(a, sh, me)

The value in the argument *a* is rotated leftwards by the number of bits specified by the argument *sh*. A mask is generated having 1-bits from bit 0 though bit *me* and 0-bits elsewhere. The rotated data ANDed with the generated mask is returned in *d*.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-181: Rotate Left Doubleword Immediate then Clear Right

	Assembly Mapping			
d	а	sh	me	Assembly Mapping
unsigned long long	unsigned long long	6-bit unsigned int	6-bit unsigned int (literal)	rldicr d, a, sh, me



__rldimi: Rotate Left Doubleword Immediate then Mask Insert

d = __rldimi(a, b, sh, mb)

A mask is generated with 1-bits from bit *mb* through bit 63-*sh*, and 0-bits elsewhere. The value in *a* is ANDed with the complement of this mask, zeroing out just the bits inside the range *mb* through 63-*sh*. The argument *b* is rotated left by *sh* bits and ANDs the result with the mask, zeroing out all bits outside the range *mb* through 63-*sh*. The two masked values are combined together with inclusive OR, and returned in *c*.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-182: Rotate Left Doubleword Immediate then Mask Insert

	Return/Argument Types					
d	а	b	sh	mb	Mapping	
unsigned long long	unsigned long long	unsigned long long	6-bit unsigned int	6-bit unsigned int	mr d, a rldimi d, b, sh, mb	

__rlwimi: Rotate Left Word Immediate then Mask Insert

d = __rlwimi(a, b, sh, mb, me)

A mask is generated with 1-bits from bit *mb* through bit *me*, and 0-bits elsewhere. The value in *a* is ANDed with the complement of this mask, zeroing out just the bits inside the range *mb* through me. The argument *b* is rotated left by *sh* bits and ANDs the result with the mask, zeroing out all bits outside the range *mb* through *me*. The two masked values are combined together with inclusive OR, and returned in *d*.

Table 6-183: Rotate Left Word Immediate then Mask Insert

	Return/Argument Types					
d	а	b	sh	mb	me	Assembly Mapping
unsigned	unsigned	unsigned	5-bit unsigned	5-bit unsigned	5-bit unsigned int	mr d, a
int	int	int	int (literal)	int	(literal)	rlwimi d, b, sh, mb, me

__rlwinm: Rotate Left Word Immediate then AND with Mask

d = __rlwinm(a, sh, mb, me)

A mask is generated with 1-bits from *mb* through bit *me*, and 0-bits elsewhere. The value in *a* is rotated left by *sh* bits, then ANDed with this mask, and returned in *d*.

Table 6-184: Rotate Left Word Immediate then AND With Mask

	Return/Argument Types				Assembly Mapping
d	а	sh	mb	me	Assembly Mapping
unsigned int	unsigned int	5-bit unsigned int ((literal)	5-bit unsigned int (literal)	5-bit unsigned int (literal)	rlwinm d, a, sh, mb, me

__rlwnm: Rotate Left Word then AND with Mask

d = __rlwnm(a, b, mb, me)

The argument *a* is rotated leftwards by the argument *b*. A mask is generated having 1-bits from bit *mb* through bit *me*, and 0-bits elsewhere. The rotated data ANDed with the generated mask is returned in *d*.

Table 6-185: Rotate Left Word then AND With	iviask
---------------------------------------------	--------

	Return/Argument Types					
d	а	b	mb	me	Assembly Mapping	
unsigned int	unsigned int	unsigned int	5-bit unsigned int (literal)	5-bit unsigned int (literal)	rlwnm d, a, b, mb, me	



100 PPU Intrinsics

___setflm: Save and Set the FPSCR

d = __setflm(a)

The Floating-Point Status and Control Register is set to *a*, and the context of that register is returned in *b*. This intrinsic will not be reordered by the compiler. It will also cause a barrier for floating point operations.

Table 6-186: Save and Set the FPSCR

Return/Argu	iment Types	Assembly Mapping
d	а	Assembly Mapping
double	double	mffs d; mtfst 0xFF, a

__stdbrx: Store Reversed Doubleword

(void) __stdbrx(pointer, b)

The argument b is stored in reversed endian order into the doubleword located at the argument pointer.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-187: Store Reversed Doubleword

Return/A	rgument Types	Assem	oly Mapping
pointer	b	64-bit ABI	32-bit ABI
void*	unsigned long long	stdbrx b, base, index	stwbrx b_lo, base, index stwbrx b_hi, base, index+4

stdcx: Store Doubleword Conditional

d = __stdcx(pointer, b)

If the reserved address of the processor is the value in the argument *pointer*, *b* is stored into the doubleword at the argument *pointer*, and the value of 1 is returned in *d*. Otherwise, the store is not performed, and the value of 0 is returned in *d*.

The base and index arguments for the assembly mapping are calculated from *pointer*.

The instruction stdcx. returns its value in cr0.eq, the equals field of conditional register 0.

This intrinsic might not be supported when compiling for 32-bit ABIs in which a 64-bit doubleword is maintained in two separate registers.

Table 6-188: Store Doubleword Conditional

	Return/	Argument Types	Assembly Mapping	
d	pointer b			
bool	void*	unsigned long long	stdcx. b, base, index; d = cr0.eq	

sthbrx: Store Reversed Halfword

(void) __sthbrx(pointer, b)

The argument b is stored in reversed endian order into the halfword located at the argument pointer.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-189: Store Reversed Halfword

Return/A	Argument Types	
pointer b		Assembly Mapping



void*	unsigned short	sthbrx b, base,
	anoignoa onore	index

__stwbrx: Store Reversed Word

(void) __stwbrx(pointer, b)

The argument b is stored in reversed endian order into the word located at the argument pointer.

The base and index arguments for the assembly mapping are calculated from *pointer*.

Table 6-190: Store Reversed Word

Return/A	Argument Types	Assembly Mapping	
pointer b		Assembly Mapping	
void*	unsigned	stwbrx b, base, index	

__stwcx: Store Word Conditional

```
d = __stwcx(pointer, b)
```

If the reserved address of the processor is the value in the argument *pointer*, *b* is stored into the word at the argument *pointer*, and the value of 1 is returned in *d*. Otherwise, the store is not performed, and the value of 0 is returned in *d*.

The base and index arguments for the assembly mapping are calculated from *pointer*.

The instruction stwcx. returns its value in cr0.eq, the equals field of conditional register 0.

Table 6-191: Store Word Conditional

Return/Argument Types			Assembly Mapping
d	pointer b		
bool	void*	unsigned	stwcx. b, base, index; d = cr0.eq

__sync: Sync

(void) __sync()

A memory barrier is created, providing an ordering function for all instructions executing on the same processor. The memory barrier and ordering function are described in section 1.7.1 of *PowerPC Architecture Book, Book II: PowerPC Virtual Environment Architecture, Version 2.02.*

Table 6-192: Sync

Return/Argument	Assembly
Types	Mapping
none	sync



7. SPU C and C++ Standard Libraries

The C and C++ standard libraries that are required for the SPU are based on the Standard C Library described in ISO/IEC Standard 9899:1999 and the C++ Standard Library described in ISO/IEC Standard 14882:1998. However, neither library must be a fully compliant implementation of the respective ISO/IEC standard.

The proposed differences from ISO/IEC compliant implementations are due to two reasons: 1) The SPU does not have the same system resources and operating system support that are available to most stand-alone processors; and 2) the SPU hardware doesn't fully support the IEEE floating-point standard. Because of the SPU's limited operating system support, library functions that require system calls, thread facilities, and file input/output (I/0) may not be supported. Because of differences in floating-point behavior, the results of single-precision floating-point functions will probably be less accurate than defined by the Standard, and floating-point exceptions will be less reliable. Nevertheless, the standard library functions that are provided should execute fast, in most cases.

The minimum C and C++ library features that must be provided for the SPU are described in the following sections.

7.1. C Standard Library

This section describes the minimum requirements of a compliant C standard library implementation.

7.1.1. Library Contents

All of the entities required in the C standard library must be declared and defined within the library header files listed in Table 7-193. Differences between the contents of these header files and the header files that comprise the ISO Standard Library are identified in the table. For a detailed description of the particular entities, see the ISO/IEC C Standard listed in the "Related Documentation" section.

Header Name	Description
assert.h	Enforce assertions when functions execute. The assert macro reports assertion failures using the special debug printf (described below).
complex.h	Perform complex arithmetic.
ctype.h	Classify characters. The functions declared in this header use only the "C" locale.
errno.h	Test error codes reported by library functions.
fenv.h	Control IEEE style floating-point arithmetic. Macros for single- and double- precision exceptions are described in Table 8-198.
float.h	Test floating-point type properties. These properties are specified in section "8.1. Properties of Floating-Point Data Type Representations".
inttypes.h	Convert various integer types.
iso646.h	Program in ISO 646 variant character sets.
limits.h	Test integer type properties. The macro MB_LEN_MAX is defined as 1.
locale.h	Not available.
math.h	Compute common mathematical functions. The floating-point behavior of these functions will adhere to the specifications described in section "8.3. Floating-Point Operations". Although not specified or required, corresponding vector versions of the math functions may be added to the library to take advantage of the many high-performance SIMD (single instruction, multiple data) instructions provided by the SPU hardware.
setjmp.h	Execute nonlocal goto statements.
signal.h	Not available.
stdarg.h	Access a varying number of arguments.
stdbool.h	Define a convenient Boolean type name and constants.

Table 7-193: C Library Header Files



Header Name	Description
stddef.h	Define several useful types and macros. The wchar_t is not defined.
stdint.h	Define various integer types with size constraints. SIG_ATOMIC_MAX and SIG_ATOMIC_MIN are not defined, nor are any of the WCHAR_MAX, WCHAR_MIN, WINT_MAX, and WINT_MIN.
stdio.h	Not available, except for printf, which is provided for debugging. (See section "7.1.2. Debug printf()".)
stdlib.h	Perform a variety of operations. The functions getenv, mblen, mbstowcs, mbtowc, system, wcstombs, and wctomb are not defined. The type wchar_t and the macro MB_CUR_MAX are also not defined.
string.h	Manipulate several kinds of strings. The function strxfrm uses only the "C" locale.
tgmath.h	Declare various type-generic math functions. Single-precision functions declared in this header adhere to the same specifications described for the corresponding functions that are declared in math.h.
time.h	Not available.
wchar.h	Not available.
wctype.h	Not available.

7.1.2. Debug printf()

A printf() function will be provided for application debugging. The implementation of this function depends on the particular services provided by the underlying operating system. Although detailed specifications for this function are not mandated by this document, a full-featured implementation is recommended. Such an implementation would include all of the usual output format conversion specifiers required by the C standard. In addition, conversion specifiers of the type described in the "AltiVec Technology Programming Interface Manual" are recommended to handle vector output formatting. Output conversion specifiers take the following form:

%[<flags>][<width>][<precision>][<size>]<conversion>

where

<flags></flags>	::=	<flag-char> <flags><flag-char></flag-char></flags></flag-char>
<flag-char></flag-char>	::=	<std-flag-char> <c-sep></c-sep></std-flag-char>
<std-flag-char></std-flag-char>	::=	'-' '+' '0' '#' ' '
<c-sep></c-sep>	::=	ייי ייי ייי
<width></width>	::=	<decimal-integer> '*'</decimal-integer>
<precision></precision>	::=	'.' <width> `.' `.*'</width>
<size></size>	::=	`hh' `h' 'l' 'll' 'L' <vector-size></vector-size>
<vector-size></vector-size>	::=	'v' 'vh' 'vh' 'vl' 'vll' 'vL' 'hhv'
		'hv' 'lv' 'llv' 'Lv'
<conversion></conversion>	::=	<pre><char-conv> <str_conv> <fp-conv> <int-conv></int-conv></fp-conv></str_conv></char-conv></pre>
		<byte-conv> <misc-conv></misc-conv></byte-conv>
<char-conv></char-conv>	::=	' C '
<str-conv></str-conv>	::=	's'
<fp-conv></fp-conv>	::=	'e' 'E' 'f' 'F' 'g' 'G'
<int-conv></int-conv>	::=	'd' 'i' 'u' 'p' 'o' 'x' 'X'
<byte-conv></byte-conv>	::=	'uc' 'co' 'cx' 'cX'
<misc-conv></misc-conv>	::=	'n' '웅'



Extensions to the C standard output conversion specification are shown in bold for vector types. Vector types are formatted using the conversions shown in Table 7-194. String conversions (<str-conv>) and miscellaneous conversions (<misc-conv>) are not defined for vectors. The 'p' integer conversion (<int-conv>) is also not defined. The default separator (<c-sep>) is a space, except for character conversion (<char-conv>), which has no separator.

Table 7-194:	Vector	Formats
--------------	--------	---------

Vector Size	Conversion	Description
v	<char-conv></char-conv>	A vector is printed as a vector char, consisting of 16 one-byte elements. The 'c' conversion prints contiguous ASCII characters.
v	<int-conv> <byte-conv></byte-conv></int-conv>	With the 'uc' conversion, a vector is printed as a vector unsigned char, consisting of 16 one-byte elements. Similarly, the 'co', 'cx', and 'cX' conversions print either a vector unsigned char or a qword, in octal format or in hexadecimal format. For all other integer conversions, a vector is printed in the respective octal (o), integer (d, i, u) or hexadecimal f (x, X) format, either as a vector unsigned int or as a vector signed int, consisting of 4 four-byte elements.
V	<fp-conv></fp-conv>	A vector is printed in a signed decimal fractional representation, either in standard decimal notation (f or F) or with a decimal power-of-ten exponent (e, E, g, G). The representation is printed as a vector float, containing 4 four-byte elements.
vhh or hhv	<int-conv></int-conv>	A vector is printed in the respective octal (o), integer (d, i, u), or hexadecimal (x, X) format, either as a vector unsigned char or as a vector signed char, consisting of 16 one-byte elements.
vh or hv	<int-conv></int-conv>	A vector is printed in the respective octal (o), integer (d, i, u), or hexadecimal (x, X) format, either as a vector unsigned short or as a vector signed short, consisting of 8 two-byte elements.
vl or lv	<int-conv></int-conv>	A vector is printed in the respective octal (o), integer (d, i, u), or hexadecimal (x, X) format, as a vector unsigned int or as a vector signed int, consisting of 4 four-byte elements.
vll or llv	<int-conv></int-conv>	A vector is printed in the respective octal (o), integer (d, i, u), or hexadecimal (x, X) format, as a vector unsigned long long or as a vector signed long long, consisting of 2 eight-byte elements.
vL or Lv	<fp-conv></fp-conv>	A vector is printed in a signed decimal fractional representation, either in standard decimal notation (f or F) or with a decimal power-of-ten exponent (e, E, g, G). The representation is printed as a vector double, consisting of 2 eight-byte elements.

7.1.3. Malloc Heap

The malloc heap is defined to begin at _end and to extend to the end of the stack. The memory heap may be enlarged by a heap-extending function. This function would negatively adjust the Available Stack Size element of the current Stack Pointer Information register and all Available Stack Sizes residing in the saved SP registers found in the sequence of Back Chain quadwords.

Whenever the malloc heap is enlarged, code should verify that the enlarged malloc heap does not extend into the currently used stack. If it does, the operation should fail.

Implementations of setjmp/longjmp are also affected by the use of heap-extending functions. When restoring the Stack Pointer Information register as a result of invoking the longjmp function, the function must detect any change to the Available Stack Size between setjmp and longjmp, and it must correct the saved Stack Pointer Information register. For example:

SP.avail_stack_size = SP_set.stack_ptr - SP.stack_ptr +
 SP.avail_stack_size;

106 SPU C and C++ Standard Libraries



where SP is the current Stack Pointer Information register, and SP_set is the Stack Pointer Information register saved at the last setjmp call.

7.2. C++ Standard Libraries

This section describes the minimum contents of the C++ standard library.

7.2.1. Library Contents

As with the C library, the C++ library header files declare or define the contents of the C++ library. Table 7-195 lists the header files that comprise the core of the C++ standard library. Differences between the contents of the C++ header files and the header files that comprise the ISO Standard Library are noted in this table.

Header Name	Description
algorithm	Define numerous templates that implement useful algorithms.
bitset	Define a template class that administers sets of bits.
complex	Define a template class that supports complex arithmetic.
deque	Define a template class that implements a deque container.
exception	Not available.
fstream	Not available.
functional	Define several templates that help construct predicates for the templates defined in algorithm and numeric.
iomanip	Not available.
ios	Not available.
iosfwd	Not available.
iostream	Not available.
istream	Not available.
iterator	Define several templates that help define and manipulate iterators.
limits	Test numeric type properties.
list	Define a template class that implements a doubly linked list container.
locale	Not available.
map	Define template classes that implement associative containers that map keys to values.
memory	Define several templates that allocate and free storage for various container classes.
new	Declare several functions that allocate and free storage.
numeric	Define several templates that implement useful numeric functions.
ostream	Not available.
queue	Define a template class that implements a queue container.
set	Define template classes that implement associative containers.
slist	Define a template class that implements a singly linked list container.
sstream	Not available.
stack	Define a template class that implements a stack container.
stdexcept	Not available.
streambuf	Not available.
string	Define a template class that implements a string container.
strstream	Not available.

Table 7-195: C++ Library Header Files



Header Name	Description
typeinfo	Not available.
utility	Define several templates of general utility.
valarray	Define several classes and template classes that support value-oriented arrays.
vector	Define a template class that implements a vector container.

The C++ standard library contains new-style C++ header files that correspond to 12 traditional C header files. Both the new-style and the traditional-style header files are included in the library. These header files are listed in Table 7-196.

Table 7-196: New and Traditional C++ Library Header Files

New-Style Header Name	Traditional Header Name	Description
cassert	assert.h	Enforce assertions when functions execute. ¹
cctype	ctype.h	Classify characters. ¹
cerrno	errno.h	Test error codes reported by library functions. ¹
cfloat	float.h	Test floating-point type properties.
ciso646	iso646.h	Program in ISO 646 variant character sets.
climits	limits.h	Test integer type properties. ¹
clocale	locale.h	Not available.
cmath	math.h	Compute common mathematical functions. ¹
csetjmp	setjmp.h	Execute nonlocal goto statements.
csignal	signal.h	Not available.
cstdarg	stdarg.h	Access a varying number of arguments.
cstddef	stddef.h	Define several useful types and macros. ¹
cstdio	stdio.h	Not available.
cstdlib	stdlib.h	Perform a variety of operations. ¹
cstring	string.h	Manipulate several kinds of strings.1
ctime	time.h	Not available.
cwchar	wchar.h	Not available.
cwctype	wctype.h	Not available.

¹ See Table 7-193: C Library Header Files, for specific implementation limitations.



8. Floating-Point Arithmetic on the SPU

Annex F of the C99 language standard (ISO/IEC 9899) specifies support for the IEC 60559 floating point standard. This chapter describes differences from Annex F and ISO/IEC Standard 60559 that apply to SPU compilers and libraries.

Floating-point behavior is essentially dictated by the SPU hardware. For single precision, the hardware provides an extended single-precision number range. Denorm arguments are treated as 0, and NaN and Infinity are not supported. The only rounding mode that is supported is truncation (round towards 0), and exceptions apply only to certain extended range floating-point instructions). For double precision, the hardware provides the standard IEEE number range, but again, denorm arguments are treated as 0. IEEE exceptions are detected and accumulated in the FPSCR register, and the IEEE rules for propagation of NaNs are not implemented in the architecture. (For details, see the *Synergistic Processor Unit Instruction Set Architecture.*) These and other IEEE differences affect almost every aspect of floating-point computation, including data-type properties, rounding modes, exception status, error reporting, and expression evaluation. The particular effect of these differences on the compiler and libraries are described in the following sections.

8.1. Properties of Floating-Point Data Type Representations

The properties of floating-point data type representations are declared as macros in float.h. Table 8-197 lists these macros and the corresponding values that are applicable for the SPU.

Macro	Value
FLT_DIG	6
FLT_EPSILON	0x1p-23f (1.19209290E-07f)
FLT_MANT_DIG	24
FLT_MAX_10_EXP	38
FLT_MAX_EXP	129
FLT_MIN_10_EXP	-37
FLT_MIN_EXP	-125
FLT_MAX	0x1.FFFFEp128f (6.80564694E+38f)
FLT_MIN	0x1p-126f (1.17549436E-38f)
FLT_ROUNDS	Initialized to 1 (to nearest)
FLT_EVAL_METHOD	0 (no promotions occur)
FLT_RADIX	2
DBL_DIG	15
DBL_EPSILON	0x1p-52 (2.2204460492503131E-016)
DBL_MANT_DIG	53
DBL_MAX_10_EXP	308
DBL_MAX_EXP	1024
DBL_MIN_10_EXP	-307
DBL_MIN_EXP	-1021
DBL_MAX	0x1.FFFFFFFFFFFFFp1023 (1.7976931348623157E+308)
DBL_MIN	0x1p-1022 (2.2250738585072014E-308)
DECIMAL_DIG	17

Table 8-197: Values for Floating-Point Type Properties



8.2. Floating-Point Environment

The macros defined within fenv.h control the directed-rounding control mode and floating-point exception status flags for floating point operations.

8.2.1. Rounding Modes

Whereas the C language specification requires that all floating-point data types use the same rounding modes, the SPU hardware supports different rounding modes for single- and double-precision arithmetic. On the SPU, the rounding mode for single precision is round-towards-zero, and the default rounding mode for double precision is round-to-nearest.

According to the C99 standard, the rounding mode for floating-point addition is characterized by the implementationdefined value of FLT_ROUNDS. On the SPU, this macro is only used for double precision. Single-precision rounding mode is always truncation. (See Table 8-197.)

Because the SPU hardware only supports rounding towards zero for single precision, some single-precision math functions will necessarily deviate from the C99 standard. The standard library math functions and macros that deviate are described later, in section "8.3.2. Overall Behavior of C Operators and Standard Library Math Functions".

8.2.2. Floating-Point Exceptions

Table 8-198 lists the macros for floating-point exceptions that will be defined in ferv.h. Because of the restricted behavior of the SPU floating-point hardware, single-precision library functions can have an undefined effect on these exception flags. Moreover, hardware traps will not result from any raised exception.

Macro	Comment	
FE_OVERFLOW_SNGL	Applies to single-precision floating point exceptions, if defined.	
FE_OVERFLOW_DBL	Applies to double-precision floating point exceptions.	
FE_UNDERFLOW_SNGL	Applies to single-precision floating point exceptions, if defined.	
FE_UNDERFLOW_DBL	Applies to double-precision floating point exceptions.	
FE_INEXACT	Adheres to the ISO/IEC definition.	
FE_INVALID	Adheres to the ISO/IEC definition.	
FE_NC_NAN	Non-compliant NaN, used as a single-precision floating-point output.	
FE_NC_DENORM	Non-compliant denorm, used as a single-precision floating-point output.	
FE_DIFF_SNGL	Applies to single-precision floating point exceptions.	
FE_ALL_EXCEPT_DBL	Logical OR of all of the above double-precision floating point exceptions.	
FE_ALL_EXCEPT	Logical OR of all of the above.	

Table 8-198: Macros for Floating-Point Exceptions

The floating point environment variables defined in the C99 specification only apply to double-precision.

The pragma FENV_ACCESS will be used to inform the compiler whether the program intends to control and test floating-point status. If the pragma is on, the compiler will take appropriate action to ensure that code transformations preserve the behavior specified in this document.



8.2.3. Other Floating-Point Constants in math.h

Several additional floating-point constants are defined in math.h. These constants are used by functions to report various domain and range errors. Many have a non-standard definition for the SPU. A description of these particular constants is shown in Table 8-199.

Table	8-199:	Floating-Point	Constants
i abic	0 100.	r loading r onn	Constants

Macro	Description
HUGE_VAL	Infinity
HUGE_VALF	FLT_MAX
HUGE_VALL	Infinity
INFINITY NAN	Double precision adheres to the IEEE definition. These macros are not used for single-precision operations.
FP_INFINITE FP_NAN FP_NORMAL FP_SUBNORMAL FP_ZERO	For single precision, the fpclassify() function will only return FP_NORMAL and FP_ZERO classes; FP_NAN, FP_INFINITE, and FP_SUBNORMAL are never generated.
FP_FAST_FMA FP_FAST_FMAF FP_FAST_FMAL	These are defined to indicate that the fma function executes more quickly than a multiply and an add of float and double operands.
FP_ILOGB0 FP_ILOGBNAN	$\label{eq:product} \begin{array}{l} \texttt{FP_ILOGB0} \text{ is the value returned by } \texttt{ilogb}(\texttt{x}) \text{ and } \texttt{ilogbf}(\texttt{x}) \text{ if} \\ \texttt{x} \text{ is zero or a denorm number. Its value is } \texttt{INT_MIN.} \end{array}$
	FP_ILOGBNAN is the value returned by $ilogb(x)$ if x is a NaN. This does not apply to the single-precision case of $ilogbf$. Its value is INT_MAX.
MATH_ERRNO MATH_ERREXCEPT	These will expand to the integer constants 1 and 2, respectively.
math_errhandling	Expands to an expression that has type int and the value MATH_ERRNO, MATH_ERREXCEPT, or the bitwise OR of both. The value of math_errhandling is constant for the duration of a program.

8.3. Floating-Point Operations

This section specifies floating-point data conversions, and it describes the overall behavior of C operators and standard library functions. It also describes several special cases where floating-point results might vary from the IEEE standard. Lastly, the section describes the specific behavior of several specific math functions.

8.3.1. Floating-Point Conversions

This section provides specifications for the four types of floating-point data conversion: 1) conversions from integers to floating point, 2) conversions from floating point to integer, 3) conversion between floating-point precisions, and 4) conversions between floating point and string.

Integer to Floating-Point Conversions

Conversions from integers to floats will adhere to the following rules:

- A single-precision conversion from integer to float produces a result within the extended single-precision floating-point range. See Table 8-197 for details about this range.
- A single-precision conversion from integer to float rounds towards zero.
- A double-precision conversion from integer to float produces a result within the C99 standard double-precision floating-point range.

112 Floating-Point Arithmetic on the SPU



• A double-precision conversion from integer to float rounds according to the rounding mode indicated by the value of FLT_ROUNDS.

Floating-Point to Integer Conversions

Conversions from floats to integers will have the following behavior:

- When converting from a float to an integer, exceptions are raised for overflow, underflow, and IEEE noncompliant result.
- Overflow and underflow exceptions are raised when converting from a double to an integer. If a double-precision value is infinite or NaN or if the integral part of the floating value exceeds the range of the integer type, an "invalid" floating-point exception is raised, and the resulting value is unspecified. An "inexact" floating-point exception is raised by the hardware when a conversion involves an integral floating-point value that is outside the range of the integer data type.

Conversion between Floating-Point Precision

To achieve maximum performance, compilers only perform conversion from float to double and from double to float within the IEEE standard range. These conversions will comply with the IEEE standard, except for denormal inputs, which are forced to zero. Conversion of numbers outside of the IEEE standard range is unspecified. Conversions with NaNS, infinities, or denormal results are also unspecified.

Conversions between Floating-Point and Strings

Conversions between floating-point and string values will adhere to both the extended single-precision floating-point range and the IEEE standard double-precision floating-point range.

8.3.2. Overall Behavior of C Operators and Standard Library Math Functions

Library functions and compilers will obey the same general rules with respect to rounding and overflow. These rules differ, however, depending on whether the code is single precision or double precision.

Single-Precision Code

For single precision, the C operators (+, -, *, and /) and the standard library math functions will have the following behavior:

- If the operation produces a value with a magnitude greater than the largest positive representable extendedprecision number, the result will be FLT_MAX with appropriate sign, and the overflow flag will be raised.
- For all operators and standard functions, except the negate operator and the fabsf() and copysignf() functions, an argument with a denormal value will be treated as +0.0.
- Except for the negate operator and the fabsf() and copysignf() functions, operators and standard functions will never return a denormal value or -0.0.
- The negate operator and the fabsf() and copysignf() functions must be implemented such that only the sign bit is changed.
- Expressions will be evaluated using the round-towards-zero mode. Implementations that depend on other rounding directions for algorithm correctness will produce incorrect results and therefore cannot be used.
- The overflow flag will be set when FLT_MAX is returned instead of a value whose magnitude is too large. Because infinity is undefined for single precision, FLT_MAX will be used to signal infinity in situations where infinity would otherwise be generated on an IEEE754-compliant system. This modification will enable common trig identities to work.
- NaN is not supported and does not need to be copied from any input parameter.
- By default, compilers may perform optimizations for single-precision floating-point arithmetic that assume 1) that NaNs are never given as arguments and 2) that ±Inf will never be generated as a result.
- Compilers can assume that floating-point operations will not generate user-visible traps, such as division by zero, overflow, and underflow.



• Constant expressions that are evaluated at compile time will produce the same result as they would if they were evaluated at runtime. For example,

float x = 6.0e38f * 8.1e30f;

will be evaluated as FLT_MAX.

• Compilers may use single-precision contracted operations, such as Floating Reciprocal Absolute Square Root Estimate (frsgest) or Floating Multiply and Add (fma), unless explicitly prohibited by FP_CONTRACT pragma or a *no-fast-float* compiler option. When contracted operations are used, errno does not need to be set.

Double-Precision Code

For double-precision floating-point, the C operators and standard library math functions will be compliant with the IEEE standard, with the following exceptions:

- When a NaN is produced as a result of an operation, it will always be a QNaN.
- Except for the negate operator and the fabs() and copysign() functions, denormal values will only be supported as results. A denormal operand is treated as 0 with same sign as the denormal operand.
- The default rounding mode for double precision is rounding to nearest.
- Compilers may use double-precision contracted operations, such as Double Floating Multiply and Add (dfma), unless explicitly prohibited by FP_CONTRACT pragma or a *no-fast-double* compiler option. When contracted operations are used, errno does not need to be set.

8.3.3. Floating-Point Expression Special Cases

The C99 standard describes several standard expression transformations that might fail to produce the required effect on the SPU:

• x/2 -> x*0.5

Valid for this particular value because the value is an exact power of 2, but it is invalid in general (for example, x/10 = x*0.1) because the floating-point constant is not exactly representable in any finite base-2 floating-point system.

• $x*1 \rightarrow x$ and $x/1 \rightarrow x$

Invalid when: 1) x is a SNaN or a non-default QNaN (double precision only), 2) x is a denormal number, or 3) x is -0.0 (single precision only).

• x/x -> 1.0

Invalid for single precision when x is zero or a denormal, and invalid for double precision when x is zero, or a denormal, Inf, or NaN.

• x-y -> -(y-x)

Invalid for zero results which might have different signs, or, for double precision, round to +/- infinity, non-zero results might differ by 1 ULP.

- x-x -> 0.0
 Always valid for single precision, but the equivalence is invalid for double precision when x is either NaN or Inf. It is also invalid for double precision for round to –infinity, in which case the result will be -0.0.
- 0*x -> 0.0

Always valid for single precision, but invalid for double precision when x is a NaN, Inf, negative number, or -0.

• x+0 -> x

Invalid in single precision, if x is a denormal operand or -0. Invalid in double precision if x=-0 under round-to-nearest, round to +infinity and truncate. Also invalid in double precision if x is a SNaN or non-default QNaN and if x is a denormal number, in which case x+0 becomes a zero with appropriate sign.



• x-0 -> x

Valid for single precision, except if x is a denormal operand or -0. Invalid for double precision if x is an SNaN or non-default QNaN, if x is a denormal number, or if x is +0 and rounding mode is rounding to –infinity. In this last case, x-0 = +0-0 = -0. For any normalized operand the result is valid even with round to – infinity.

• -x -> 0-x

Invalid for single precision when x is +0.0 or a denormal. Invalid for double precision in the following cases: 1) For NaNs the value of -x is undefined; the result will be different for all NaNs. 2) If x is +0 and the rounding mode is rounding to nearest-even, +infinity, or truncation, 0-x = +0 and -x = -0.

- x!=x -> false Always valid for single precision. For double precision, x=NaN always compares unordered, so x!=x ->
- true.
- x==x -> true

Always valid for single precision. For double precision, x=NaN always compares unordered, so x==x -> false.

```
• x<y -> isless(x,y),
```

```
x<=y -> islessequal(x,y),
```

```
x>y -> isgreater(x,y), and
```

```
x>=y -> isgreaterequal(x,y)
```

Valid. Exceptions are due to flags that are set as side effects when x or y are NaN under double precision. The FENV_ACCESS pragma can change the invalid flag behavior.

8.3.4. Specific Behavior of Standard Math Functions

This section describes the specific behavior of various floating-point functions declared in math.h. As noted, the SPU hardware has a direct effect on the behavior of floating-point functions. Because of the many differences between strict IEEE behavior and the hardware behavior, the standard math functions do not need to provide rigorous checks for exception situations and out-of-range conditions. Consequently, the results of many functions are redefined. The following is a list of differences:

- The function nanf() will return 0.
- The isnan() macro will always return false.
- Unlike C99 standard specifications, single-precision versions of nearbyint, lrint, llrint, and fma round towards zero.
- Trig, hyperbolic, exponential, logarithmic, and gamma functions do not need to set the inexact flag when values are rounded.
- The boundary cases for frexp(NaN, exp) and modf(NaN, iptr) are not defined because these functions propagate and return NaN.
- nextafterf(subnormal,y) will never raise an underflow flag. The functions nextafterf() and nexttowardf() will succeed when incrementing past the IEEE maximal float value.
- The following boundary cases will not be supported for single precision because infinity is not a valid argument: atanf(±inf), atan2f(±y, ±inf), atan2f(±inf,x), atan2f(±inf,±inf), acoshf(+inf), asinhf(±inf), atanhf(±1), atanhf(±inf), coshf(±inf), sinhf(±inf), tanhf(±inf), expf(±inf), exp2f(±inf), expmlf(±inf), frexpf(±inf,&exp), ldexpf(±inf,exp), log10f(+inf), log10f(+inf), log1pf(+inf), log2f(+inf), logbf(±inf), modff(±inf,iptr), scalbnf(±inf,n), cbrtf(±inf), fabsf(±inf), hypotf(±inf,y), powf(-1,±inf), powf(x,±inf), powf(±inf,y), sqrtf(±inf), erff(±inf), erfcf(±inf), lgammaf(±inf), tgammaf(+inf), ceilf(±inf), floorf(±inf), nearbyintf(±inf), roundf(±inf), rintf(±inf), lrintf(±inf), lrintf(±inf), lroundf(±inf), and copysignf(±inf).



- For single precision, the following boundary cases will produce a non-IEEE-compliant result: acosf(|x|>1), asinf(|x|>1), acoshf(x<1.0), atanhf(|x|>1), tgammaf(x<0), fmodf(x,0), ldexpf(x,BIG_INT), logf(±0), logf(x<0), log10f(±0), log10f(x<0), log1pf(-1), log1pf(x<-1), log2f(±0), log2f(x<0), logbf(±0), powf(±0,y), and tgammaf(±0)
- For single precision, the following boundary cases will not return NaN,: cosf(±inf), sinf(±inf), tanf(±inf), tgammaf(-inf), fmodf(±inf,y), nextafterf(x,±inf), fmaf(±inf|0,0|±inf,z), and fmaf(±inf,0,-+inf).
- Section "8.3.1. Floating-Point Conversions" describes the behavior of implicit conversions when a single precision value is passed as an argument to a double precision function or when a single precision variable is assigned the result of a double-precision function.





Index

alignment align_hint	22	
AltiVec compatibility		
arithmetical shift right (spu_rlmaska)	20 55	
	119	
· ···· · · · · · · · · · · · · · · · ·	122	
common intrinsic operations – arithmetic		
negative vector multiply and add (spu_nmadd)	39	
negative vector multiply and subtract	39	
(spu_nmsub)	39	
vector add (spu_add)	34	
vector add extended (spu_addx)	35	
vector floating-point reciprocal estimate	~~	
(spu_re) vector floating-point reciprocal square	39	
(spu_rsqrte)	39	
vector generate borrow (spu_genb)	35	
vector generate borrow extended		
(spu_genbx)	35	
vector generate carry (spu_genc)	36	
vector generate carry extended (spu_genc	x) 36	
vector multiply (spu_mul)	37	
vector multiply and add (spu_madd)	36	
vector multiply and shift right (spu_mulsr)	38	
vector multiply and subtract (spu_msub)	37	
vector multiply high (spu_mulh)	37	
vector multiply high high (spu_mule)	38	
vector multiply high high and add (spu_mhhadd)	36	
vector multiply odd (spu_mulo)	38	
vector subtract (spu_sub)	40	
vector subtract extended (spu_subx)	40	
common intrinsic operations - bits and maskir	ng	
form select byte mask (spu_maskb)	46	
form select halfword mask (spu_maskh)	46	
form select word mask (spu_maskw) gather bits from elements (spu_gather)	47	
select bits (spu_sel)	46 47	
shuffle bytes of a vector (spu_shuffle)	48	
vector count leading zeros (spu_cntlz)	45	
vector count ones for bytes (spu_cntb)	45	
common intrinsic operations – bytes		
average of two vectors (spu_avg)	41	
element-wise absolute difference (spu_abs		
aum hytaa into aharta (anu aumh)	41 41	
sum bytes into shorts (spu_sumb)		
common intrinsic operations – channel contro read channel count (spu_readchcnt)	67	
read quadword channel (spu_readchord)	67	
read word channel (spu_readch)	67	
write quadword channel (spu_writechqw)	68	
write word channel (spu_writech)	68	

common intrinsic operations – compare, brand and halt	ch
branch indirect and set link if external data	
(spu_bisled)	41
element-wise compare absolute equal	40
(spu_cmpabseq) element-wise compare absolute greater that	42
(spu_cmpabsgt)	42
element-wise compare equal (spu_cmpeq)	42
element-wise compare greater than	40
(spu_cmpgt) halt if compare equal (spu_hcmpeq)	43 44
halt if compare greater than (spu_hcmpgt)	45
common intrinsic operations – constant	
formation	
splat scalar to vector (spu_splats)	32
common intrinsic operations – control	~~
disable interrupts (spu_idisable) enable interrupts (spu_ienable)	63 64
move from floating-point status and	04
(spu_mffpscr)	64
move from special purpose register	~ 4
(spu_mfspr) move to floating-point status and control	64
register (spu_mtfpscr)	65
move to special purpose register (spu_mts	
ston and signal (any ston)	65
stop and signal (spu_stop) synchronize (spu_sync)	65 66
synchronize data (spu_dsync)	65
common intrinsic operations - data type	
conversion	
convert floating point vector to signed (spu_convts)	33
convert floating-point vector to unsigned	00
integer vector (spu_convtu)	33
round vector double to vector float	~ 4
(spu_roundtf) sign extend vector (spu_extend)	34 34
vector convert to float (spu_convtf)	33
common intrinsic operations - logical	
OR word across (spu_orx)	53
vector bit-wise AND (spu_and)	49
vector bit-wise AND with complement (spu_andc)	50
vector bit-wise complement of AND	
(spu_nand)	51
vector bit-wise complement of OR (spu_no	r) 51
vector bit-wise equivalent (spu_eqv)	50
vector bit-wise exclusive OR (spu_xor)	53
vector bit-wise OR (spu_or)	52
vector bit-wise OR with complement (spu_orc)	52
common intrinsic operations – scalar	JZ

IBM

extract vector element from vector	
(spu_extract)	68
insert scalar into specified vector (spu_inse	70
promote scalar to a vector (spu_promote)	71
common intrinsic operations – shift and rotate arithmetical shift right (spu_rlmaska) element-wise rotate and mask algebraic by	55
bits (spu_rlmaska)	55
element-wise rotate left (spu_rl)	54
element-wise rotate left and mask by bits (spu_rlmask)	55
element-wise shift left by bits (spu_sl)	60
logical shift right by bits (spu_rlmask) quadword logical shift right (spu_rlmaskqw	55)56
quadword logical shift right by bytes	
(spu_rlmaskqwbyte) quadword logical shift right by bytes from b	57 it
shift count (spu_rlmaskqwbytebc)	58
quadword rotate left by bytes (spu_rlqwbyte	∋) 59
rotate left and mask quadword by bits	59
(spu_rlmaskqw) rotate left and mask quadword by bytes	56
(spu_rlmaskqwbyte)	57
rotate left and mask quadword by bytes fro	
bit shift count (spu_rlmaskqwbytebc) rotate left quadword by bytes from bit shift	58
count (spu_rlqwbytebc)	60
rotate quadword left by bits (spu_rlqw) shift left quadword by bytes (spu_slqwbyte)	59 62
shift left quadword by bytes from	
(spu_slqwbytebc) shift quadword left by bits (spu_slqw)	63 61
composite intrinsics (DMA)	73
spu_mfcdma32	73
spu_mfcdma64 spu_mfcstat	73 74
constant formation intrinsics	
si_il	27
si_ila si_ilh	27 27
si_ilhu	27
si_iohl control intrinsics	27
si_stopd	28
data types	
default alignments restrict type qualifier	21 21
	92
type casting	19
vector 17, vector literals	18 19
floating-point arithmetic on the SPU	25
generate controls for sub-quadword insertion	a-
si_cbd si_cbx	25 26
si_cdd	26
si_cdx si_chd	26 26
3_010	20

si_chx	26
si_cwd	27
si_cwx	27
header files	21
inline assembly	22
control2iconversiongeneric and built-inslogical intrinsicslow-level specific and genericmapping with scalar operandsscalarshift and rotatespecificspecific1'specific castingspecific intrinsics not accessible through	34 45 41 66 41 73 7, 32 8, 63 33 30 49 25 30 68 54 7, 25 29 25
generic intrinsics	25
logical shift right by bits (spu_rlmask)	55
 mapping SPU data types to Vector Multimedia Extension data types SPU intrinsics that are difficult to map to Vector Multimedia Extension intrinsics 98, 100, 101, 112 SPU intrinsics that map one to one with Vector Multimedia Extension intrinsics Vector Multimedia Extension data types to SPU data types Vector Multimedia Extension intrinsics that are difficult to map to SPU intrinsics Vector Multimedia Extension intrinsics that are difficult to map to SPU intrinsics Vector Multimedia Extension intrinsics that are difficult to map to SPU intrinsics Vector Multimedia Extension intrinsics that map one to one with SPU intrinsics with scalar operands memory load and store intrinsics 	s 94 o 92 at 94
si_lqa	27
si_lqd	28
si_lqr	28
si_lqx	28
si_stqa	28
si_stqd	28
si_stqr	28
si_stqr	28
si_stqx	28
MFC synchronization commands	81
MFC utility functions mfc_barrier mfc_ceil128 mfc_ea2h mfc_ea2l mfc_eieio mfc_get mfc_getb mfc_getf	82 76 75 75 83 77 78 77

IBM

mfc_getl	79	address	18
mfc_getlb	79 70	assignment	18
mfc_getlf	79	sizeof()	18
mfc_getllar	80	pointers	
mfc_hl2ea	76	arithmetic and pointer dereferencing	18
mfc_put	76 77	PPU Instrinsics	
mfc_putb	77	cctph	97
mfc_putf	78	cctpl	97
mfc_putl mfc_putlb	78	cctpm	97
mfc_putlf	78	cntlzd	98
mfc_putlic	80	cntlzw	98
mfc_putlluc	81	db10cyc	98
mfc_putqlluc	81	db12cyc	98
mfc_read_atomic_status	86	db16cyc	99
mfc_read_list_stall_status	86	db8cyc	99
mfc_read_tag_mask	83	dcbf	99
mfc_read_tag_status	85	dcbst	99
mfc_read_tag_status_all	85	dcbt	100
mfc_read_tag_status_any	85	dcbt_TH1000	100
mfc_read_tag_status_immediate	85	dcbt_TH1010	100
mfc_sndsig	82	dcbtst	101
mfc_sndsigb	82	dcbz	101
mfc_sndsigf	82	eieio	101
mfc_stat_atomic_status	86	fabs	102
mfc_stat_cmd_queue	83	fabsf	102
mfc_stat_list_stall_status	86	fcfid	102
mfc_stat_multi_src_sync_request	87	fctid	102
mfc_stat_tag_status	85	fctidz	102
mfc_stat_tag_update	84	fctiw	103
mfc_sync	83	fctiwz	103
mfc_write_list_stall_ack	86	fmadd	103
mfc_write_multi_src_sync_request	87	fmadds	103
mfc_write_tag_mask	83	fmsub	104
mfc_write_tag_update	84	fmsubs	104
mfc_write_tag_update_all	84	fmul	104
mfc_write_tag_update_any	84	fmuls	104
mfc_write_tag_update_immediate	84	fnabs fnabsf	105 105
spu_read_decrementer	89	fnmadd	105
spu_read_event_mask	91	fnmadds	105
spu_read_event_status	90	fnmsub	105
spu_read_in_mbox	88	fnmsubs	106
spu_read_machine_status	91	fres	106
spu_read_signal1	87	frsp	106
spu_read_signal2	88	fsel	107
spu_read_srr0	91	fsels	107
spu_stat_event_status	90	fsqrt	107
spu_stat_in_mbox	88	fsqrts	107
spu_stat_out_intr_mbox	89	icqi.te	108
spu_stat_out_mbox	89	isync	108
spu_stat_signal1	87	ldarx	108
spu_stat_signal2	88	 Ihbrx	109
spu_write_decrementer	89	 lhdrx	108
spu_write_event_ack	90 90	lhwrx	109
spu_write_event_mask spu_write_out_intr_mbox	90 89	lwarx	109
spu_write_out_mbox spu_write_out_mbox	88	lwsync	109
spu_write_out_mbox spu_write_srr0	00 91	mffs	110
-	31	mfspr	110
no operation intrinsics	07	mftb	110
si_lnop	27	mtfsb0	110
si_nop	27	mtfsb1	111
operators		mtfsf	111

IBM

mtfsfi	111	Programming Support for MFC Input and Output
mtspr	111	75
mulhd	112	quadword logical by bytes (spu_rlmaskqwbyte)
mulhdu	111	4
mulhw	112	-
mulhwu	112	quadword logical shift right (spu_rlmaskqw) 56
nop	113	quadword logical shift right by bytes
rldcl	113	(spu_rlmaskqwbyte) 57
rldcr	113	quadword logical shift right by bytes from bit shift
rldic	113	count (spu_rlmaskqwbytebc) 58
rldicl	114	restrict type qualifier 21
rldicr	114	
rldimi	115	shift right
rlwimi	115	arithmetical (spu_rlmaska) 55
rlwinm	115	logical by bits (spu_rlmask) 55
rlwnm	115	quadword logical (spu_rlmaskqw) 56
setflm	116	quadword logical by bytes
stdcx	116	(spu_rlmaskqwbyte) 57
sthbrx	116	quadword logical by bytes from bit shift count
sthdrx	116	(spu_rlmaskqwbytebc) 58
sthwrx	117	SPU target definition 23
stwcx	117	vector literals
sync	117	alternate format (for AltiVec compatibility) 20
programmer directed branch prediction	22	standard format 20

End of Document